Simple self-aligned fabrication process for silicon carbide static induction transistors

被引:0
|
作者
Dynefors, K [1 ]
Desmaris, V [1 ]
Eriksson, J [1 ]
Nilsson, PÅ [1 ]
Rorsman, N [1 ]
Zirath, H [1 ]
机构
[1] Chalmers Univ Technol, Microtechnol & Nanosci Microwave Elect Lab, SE-41296 Gothenburg, Sweden
关键词
SIT; JFET; SiC; vertical; power;
D O I
10.4028/www.scientific.net/MSF.457-460.1125
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This work describes a new fabrication process for SiC Static Induction Transistors. Only 5 lithography steps are used, due to the self-aligned process for mesa formation, ohmic contacts and gates. The processing parts thoroughly examined are the Inductively Coupled Plasma etching and the tilted Reactive Ion Beam Etching. The ICP etch mask for the mesa is also used as source contacts. The mesa fingers then works as a shadow mask in a tilted etching gate process with RIBE, protecting the trenches and walls. Since the process is scalable, the use of electron beam lithography can make the dimensions and performance better. With optical lithography, mesa widths of 2, 3, 4 and 5 pin are processed. Preliminary result indicate field effect transistor operation with a maximum current density of 110 mA/mm.
引用
收藏
页码:1125 / 1128
页数:4
相关论文
共 50 条
  • [41] Self-aligned multi-channel silicon nanowire field-effect transistors
    Zhu, Hao
    Li, Qiliang
    Yuan, Hui
    Baumgart, Helmut
    Ioannou, Dimitris E.
    Richter, Curt A.
    [J]. SOLID-STATE ELECTRONICS, 2012, 78 : 92 - 96
  • [42] A new and simple concept for self-aligned hybrid integration in silicon on insulator (SOI)
    Mitze, T
    Schnarrenberger, M
    Zimmermann, L
    Bruns, J
    Fidorra, F
    Kressl, J
    Janiak, K
    Heidrich, H
    Petermann, K
    [J]. 2004 IST IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, 2004, : 162 - 164
  • [43] RADIATION-HARDENED SILICON-ON-INSULATOR JUNCTION FIELD-EFFECT TRANSISTORS FABRICATED BY A SELF-ALIGNED PROCESS
    CHOI, HK
    TSAUR, BY
    CHEN, CK
    [J]. IEEE ELECTRON DEVICE LETTERS, 1987, 8 (03) : 101 - 103
  • [44] A Self-aligned Process for Simultaneous Fabrication of Short Channel and Spacer in Semiconductor Devices
    Park, Jong Kyung
    Hong, Seul Ki
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2024, 24 (03) : 179 - 183
  • [45] SELF-ALIGNED TRANSISTORS WITH POLYSILICON EMITTERS FOR BIPOLAR VLSI
    CUTHBERTSON, A
    ASHBURN, P
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) : 162 - 167
  • [46] A Si-Compatible Fabrication Process for Scaled Self-Aligned InGaAs FinFETs
    Vardi, A.
    Lin, J.
    Lu, W.
    Zhao, X.
    Fernando-Saavedra, A.
    del Alamo, J. A.
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2017, 30 (04) : 468 - 474
  • [47] Fabrication of self-aligned T-gate AlGaN/GaN high electron mobility transistors
    Lee, JS
    Liu, DM
    Kim, HN
    Schuette, ML
    Lu, W
    Flynn, JS
    Brandes, GR
    [J]. HIGH PERFORMANCE DEVICES, PROCEEDINGS, 2005, : 181 - 185
  • [48] Fabrication and Improved Characteristics of Self-Aligned Dual-Gate Single-Electron Transistors
    Lee, Dong-Seup
    Kang, Sangwoo
    Kang, Kwon-Chil
    Lee, Joung-Eob
    Yang, Hong-Seon
    Lee, Jung Han
    Park, Sang Hyuk
    Lee, Jung Hoon
    Lee, Jong-Duk
    Shin, Hyungcheol
    Park, Byung-Gook
    [J]. 2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 115 - +
  • [49] Self-aligned sidewall gated resonant tunneling transistors
    Kolagunta, VR
    Janes, DB
    Chen, GL
    Webb, KJ
    Melloch, MR
    Youtsey, C
    [J]. APPLIED PHYSICS LETTERS, 1996, 69 (03) : 374 - 376
  • [50] Dual self-aligned vertical multichannel organic transistors
    Naruse, Hidenori
    Naka, Shigeki
    Okada, Hiroyuki
    [J]. APPLIED PHYSICS EXPRESS, 2008, 1 (01)