Non-volatile spin wave majority gate at the nanoscale

被引:29
|
作者
Zografos, O. [1 ,2 ]
Dutta, S. [3 ]
Manfrini, M. [1 ]
Vaysset, A. [1 ]
Soree, B. [1 ,2 ,4 ]
Naeemi, A. [3 ]
Raghavan, P. [1 ]
Lauwereins, R. [1 ,2 ]
Radu, I. P. [1 ]
机构
[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
[2] Katholieke Univ Leuven, ESAT, B-3001 Leuven, Belgium
[3] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA
[4] Univ Antwerp, Phys Dept, B-2020 Antwerp, Belgium
来源
AIP ADVANCES | 2017年 / 7卷 / 05期
关键词
D O I
10.1063/1.4975693
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
A spin wave majority fork-like structure with feature size of 40 nm, is presented and investigated, through micromagnetic simulations. The structure consists of three merging out-of-plane magnetization spin wave buses and four magneto-electric cells serving as three inputs and an output. The information of the logic signals is encoded in the phase of the transmitted spin waves and subsequently stored as direction of magnetization of the magneto-electric cells upon detection. The minimum dimensions of the structure that produce an operational majority gate are identified. For all input combinations, the detection scheme employed manages to capture the majority phase result of the spin wave interference and ignore all reflection effects induced by the geometry of the structure. (C) 2017 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Overcoming thermal noise in non-volatile spin wave logic
    Dutta, Sourav
    Nikonov, Dmitri E.
    Manipatruni, Sasikanth
    Young, Ian A.
    Naeemi, Azad
    SCIENTIFIC REPORTS, 2017, 7
  • [2] Spin Wave Threshold Majority Gate
    Van Zegbroeck, Arne
    Ciubotaru, Florin
    Anagnostou, Pantazis
    Meng, Fanfan
    Adelmann, Christoph
    Hamdioui, Said
    Cotofana, Sorin
    2024 IEEE 24TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO 2024, 2024, : 615 - 619
  • [3] Overcoming thermal noise in non-volatile spin wave logic
    Sourav Dutta
    Dmitri E. Nikonov
    Sasikanth Manipatruni
    Ian A. Young
    Azad Naeemi
    Scientific Reports, 7
  • [4] Scalable Logic Gate Non-Volatile Memory
    Wang, Lee
    Hsu, Shi-Ming
    2014 14TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2014,
  • [5] Non-Volatile Approximate Arithmetic Circuits Using Scalable Hybrid Spin-CMOS Majority Gates
    Shabani, Ahmad
    Sabri, Mohammad
    Khabbazan, Bahareh
    Timarchi, Somayeh
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (03) : 1259 - 1268
  • [6] Ferroelastic switching for nanoscale non-volatile magnetoelectric devices
    Baek, S. H.
    Jang, H. W.
    Folkman, C. M.
    Li, Y. L.
    Winchester, B.
    Zhang, J. X.
    He, Q.
    Chu, Y. H.
    Nelson, C. T.
    Rzchowski, M. S.
    Pan, X. Q.
    Ramesh, R.
    Chen, L. Q.
    Eom, C. B.
    NATURE MATERIALS, 2010, 9 (04) : 309 - 314
  • [7] Experimental prototype of a spin-wave majority gate
    Fischer, T.
    Kewenig, M.
    Bozhko, D. A.
    Serga, A. A.
    Syvorotka, I. I.
    Ciubotaru, F.
    Adelmann, C.
    Hillebrands, B.
    Chumak, A. V.
    APPLIED PHYSICS LETTERS, 2017, 110 (15)
  • [8] Back-floating gate non-volatile memory
    Avci, U
    Kumar, A
    Tiwari, S
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 133 - 135
  • [9] Non-volatile Clocked Spin Wave Interconnect for Beyond-CMOS Nanomagnet Pipelines
    Sourav Dutta
    Sou-Chi Chang
    Nickvash Kani
    Dmitri E. Nikonov
    Sasikanth Manipatruni
    Ian A. Young
    Azad Naeemi
    Scientific Reports, 5
  • [10] Non-volatile Clocked Spin Wave Interconnect for Beyond-CMOS Nanomagnet Pipelines
    Dutta, Sourav
    Chang, Sou-Chi
    Kani, Nickvash
    Nikonov, Dmitri E.
    Manipatruni, Sasikanth
    Young, Ian A.
    Naeemi, Azad
    SCIENTIFIC REPORTS, 2015, 5