Monolithic 8x8 SiPM with 4-bit Current-Mode Flash ADC with Tunable Dynamic Range

被引:1
|
作者
Vinayaka, Vikas [1 ]
Namboodiri, Sachin P. [1 ]
Abdalla, Shadden [1 ]
Kerstetter, Bryan [1 ]
Mata-Carlos, Francisco [1 ]
Senda, Daniel [1 ]
Skelly, James [1 ]
Roy, Angsuman [2 ]
Baker, R. Jacob [1 ]
机构
[1] Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA
[2] Freedom Photon LLC, Santa Barbara, CA USA
关键词
Silicon Photomultiplier (SiPM); Flash ADC; current-mode; analog to digital converter; photosensor; SiGe; avalanche photodiode (APD); bubble correction; tunable dynamic range; LIDAR;
D O I
10.1145/3299874.3318005
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A monolithic photon-counting receiver consisting of an integrated silicon-photomultiplier and a current-mode analog-to-digital converter (ADC) was designed, simulated and fabricated in the AMS 0.35 mu m SiGe BiCMOS process. The silicon photomultiplier (SiPM) consists of 64 avalanche photodiodes (APD) arranged in an 8x8 pattern with integrated 236 k Omega quenching resistors. This silicon-photomultiplier exhibits peak responsivity at 490 nm and is intended for atmospheric and oceanographic light detection and ranging (LIDAR) applications. The current-mode ADC is used to directly convert photocurrent from the silicon-photomultiplier into a 4-bit word. The maximum sampling rate achieved in simulation is 100 MS/s. The measured differential nonlinearity (DNL) and integral nonlinearity (INL) for the ADC are 0.5 LSB and 0.17 LSB respectively. The dynamic range of the ADC is tunable based on the reference current and varies from 5 mu A - 80 mu A to 30 mu A - 480 mu A. The whole system covers an area of 0.375 mm(2). The fill factor of the silicon photomultiplier is 12.6 %.
引用
收藏
页码:57 / 62
页数:6
相关论文
共 50 条
  • [41] A 4th order single-loop delta-sigma ADC with 8-bit two-step flash quantization
    Cheng, Y
    Petrie, C
    Nordick, B
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1156 - 1159
  • [42] A 15.1-mnW 6-GS/s 6-bit Flash ADC with Selectively Activated 8x Time-Domain Interpolation
    Yi, Il-Min
    Miura, Naoki
    Fukuyama, Hiroyuki
    Nosaka, Hideyuki
    2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 239 - 242
  • [43] A 14-bit ΔΣ ADC with 8x OSR and 4-MHz conversion bandwidth in a 0.18-μm CMOS process
    Jiang, RX
    Fiez, TS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) : 63 - 74
  • [44] A radiation-hard dual channel 4-bit pipeline for a 12-bit 40 MS/s ADC prototype with extended dynamic range for the ATLAS Liquid Argon Calorimeter readout electronics upgrade at the CERN LHC
    Kuppambatti, J.
    Ban, J.
    Andeen, T.
    Kinget, P.
    Brooijmans, G.
    JOURNAL OF INSTRUMENTATION, 2013, 8
  • [45] An 8-Bit 1-GS/s Asynchronous Loop-Unrolled SAR-Flash ADC With Complementary Dynamic Amplifiers in 28-nm CMOS
    Oh, Dong-Ryeol
    Moon, Kyoung-Jun
    Lim, Won-Mook
    Kim, Ye-Dam
    An, Eun-Ji
    Ryu, Seung-Tak
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (04) : 1216 - 1226
  • [46] A 110dB SNR ADC with ±30V Input Common-Mode Range and 8μV Offset for Current Sensing Applications
    Xu, Long
    Gonen, Burak
    Fan, Qinwen
    Huijsing, Johan H.
    Makinwa, Kofi A. A.
    2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 90 - U119
  • [47] An 8-bit 42MSamples/s current-mode folding and interpolation CMOS analog-to-digital converter with three-level folding amplifiers
    Kim, KM
    Yoon, KS
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 201 - 204
  • [48] A 10-GS/s 8-bit 2x time interleaved hybrid ADC with λ/4 reference T-Line sharing technique
    Zhu, Zhangming
    Chang, Jun
    Liang, Hongzhi
    Ding, Ruixue
    Liu, Shubin
    SCIENCE CHINA-INFORMATION SCIENCES, 2024, 67 (08)
  • [49] A 15.1-mW 6-GS/s 6-bit Single-Channel Flash ADC With Selectively Activated 8x Time-Domain Latch Interpolation
    Yi, Il-Min
    Miura, Naoki
    Fukuyama, Hiroyuki
    Nosaka, Hideyuki
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (02) : 455 - 464
  • [50] A PVT-Robust 8b 20GS/s Time-Interleaved SAR ADC with Quantization-Embedded Current-Mode Buffer and Differ-based Dither Timing Skew Calibration
    Zhang, Wei
    Zhang, Minglei
    Zhu, Yan
    Martins, R. P.
    Chan, Chi-Hang
    2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,