Cache-Aware Dynamic Classification and Scheduling for Linux

被引:1
|
作者
Gollapudi, Ravi Theja [1 ]
Yuksek, Gokturk [1 ]
Ghose, Kanad [1 ]
机构
[1] SUNY Binghamton, Dept Comp Sci, Binghamton, NY 13902 USA
关键词
chip-multiprocessor; simultaneous multithreading; thread scheduling; resource contention;
D O I
10.1109/coolchips.2019.8721355
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Threads have varying needs for the on-chip caches during execution. The Completely Fair Scheduler (CFS) of Linux is oblivious to this and may make scheduling decisions that increase cache contention. Such contention is particularly pronounced in SMT (simultaneously multi-threaded or hyperthreaded) cores, and results in system throughput degradation. We present an extension to CFS, called CFS+, that detects and reduces cache contention based on the data collected from already-existing hardware instrumentation counters at run time, which is then used to dynamically determine and co-schedule threads that can share a physical core with lower cache contention. The extension evaluates cache access and performance metrics of running threads at scheduling points, and adjusts thread affinities to co-schedule them. CFS+ realizes an overall 4.56% improvement in system throughput for the applications studied, up to a 14.3% reduction of thread execution time at 70-80% core utilization, accompanied by a 2.4% overall energy savings.
引用
收藏
页数:3
相关论文
共 50 条
  • [31] An overview of cache optimization techniques and cache-aware numerical algorithms
    Kowarschik, M
    Weiss, C
    ALGORITHMS FOR MEMORY HIERARCHIES: ADVANCED LECTURES, 2003, 2625 : 213 - 232
  • [32] Cache-Aware Cooperative Multicast Beamforming in Dynamic Satellite-Terrestrial Networks
    Yuan, Shuo
    Sun, Yaohua
    Peng, Mugen
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2025, 74 (01) : 1433 - 1445
  • [33] On the importance of cache tuning in a cache-aware algorithm:: A case study
    Burcsi, Peter
    Kovacs, Attila
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 2007, 53 (06) : 880 - 885
  • [34] Cache-aware Roofline model: Upgrading the loft
    Ilic, Aleksandar
    Pratas, Frederico
    Sousa, Leonel
    IEEE COMPUTER ARCHITECTURE LETTERS, 2014, 13 (01) : 21 - 24
  • [35] A cache-aware DAG scheduling method on multicores: Exploiting node affinity and deferred executions
    Yi, Huixuan
    Zhang, Yuanhai
    Lin, Zhiyang
    Chen, Haoran
    Gao, Yiyang
    Dai, Xiaotian
    Zhao, Shuai
    JOURNAL OF SYSTEMS ARCHITECTURE, 2025, 161
  • [36] Cache-aware real-time scheduling on multicore platforms: Heuristics and a case study
    Calandrino, John M.
    Anderson, James H.
    ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, 2008, : 299 - 308
  • [37] Robust Cache-Aware Quantum Processor Layout
    LeCompte, Travis
    Qi, Fang
    Peng, Lu
    2020 INTERNATIONAL SYMPOSIUM ON RELIABLE DISTRIBUTED SYSTEMS (SRDS 2020), 2020, : 276 - 287
  • [38] Cache-aware timing analysis of streaming applications
    Samarjit Chakraborty
    Tulika Mitra
    Abhik Roychoudhury
    Lothar Thiele
    Real-Time Systems, 2009, 41 : 52 - 85
  • [39] Cache-aware timing analysis of streaming applications
    Chakraborty, Samarjit
    Mitra, Tulika
    Roychoudhury, Abhik
    Thiele, Lothar
    REAL-TIME SYSTEMS, 2009, 41 (01) : 52 - 85
  • [40] Cache-Aware Computation Offloading in IoT Systems
    Wei, Hua
    Luo, Hong
    Sun, Yan
    Obaidat, Mohammad S.
    IEEE SYSTEMS JOURNAL, 2020, 14 (01): : 61 - 72