An efficient framework for dynamic reconfiguration of instruction-set customization

被引:3
|
作者
Huynh, Huynh Phung [1 ]
Sim, Joon Edward [1 ]
Mitra, Tulika [1 ]
机构
[1] Natl Univ Singapore, Dept Comp Sci, Kent Ridge, Singapore
关键词
Customizable processors; Instruction-set extensions; Dynamic reconfiguration; Temporal partitioning; Runtime reconfiguration; Custom instructions; SCHEME;
D O I
10.1007/s10617-008-9035-x
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present an efficient framework for dynamic reconfiguration of application-specific custom instructions. A key component of this framework is an iterative algorithm for temporal and spatial partitioning of the loop kernels. Our algorithm maximizes the performance gain of an application while taking into consideration the dynamic reconfiguration cost. It selects the appropriate custom instructions for the loops and clubs them into one or more configurations. We model the temporal partitioning problem as a k-way graph partitioning problem. A dynamic programming based solution is used for the spatial partitioning. Comprehensive experimental results indicate that our iterative partitioning algorithm is highly scalable while producing optimal or near-optimal (99% of the optimal) performance gain.
引用
收藏
页码:91 / 113
页数:23
相关论文
共 50 条
  • [41] Fast and Practical Instruction-Set Randomization for Commodity Systems
    Portokalidis, Georgios
    Keromytis, Angelos D.
    [J]. 26TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2010), 2010, : 41 - 48
  • [42] FITS: Framework-based instruction-set tuning synthesis for embedded application specific processors
    Cheng, A
    Tyson, G
    Mudge, T
    [J]. 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 920 - 923
  • [43] Analyzing and processing of related subgraphs in instruction-set extension
    Shen, Li
    Zhang, Chenxi
    Lu, Yashuai
    Wang, Zhiying
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2009, 21 (10): : 1368 - 1374
  • [44] VSIP : Implementation of video specific instruction-set processor
    Kim, Sung D.
    Flynn, Choong J.
    Sunwoo, Myung H.
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1075 - +
  • [45] Characterizing embedded applications for instruction-set extensible processors
    Yu, P
    Mitra, T
    [J]. 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 723 - 728
  • [46] Instruction-set extension for cryptographic applications on reconfigurable platform
    Majzoub, S.
    Diab, H.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2007, 16 (06) : 911 - 927
  • [47] Reconfigurable instruction-set application-tuning for DSP
    Mesman, B
    Zhao, Q
    Busa, N
    Leijten-Nowak, K
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (03) : 333 - 351
  • [48] Loop Acceleration and Instruction Repeat Support for Application Specific Instruction-set Processors
    Wu, Zhenzhi
    Liu, Dake
    Li, Xiaoyang
    [J]. 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 251 - 256
  • [49] Address calculation for retargetable compilation and exploration of instruction-set architectures
    Liem, C
    Paulin, P
    Jerraya, A
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 597 - 600
  • [50] NEW INSTRUCTION-SET ARCHITECTURE TO CHALLENGE ARM IN EMBEDDED CORES
    MYRVAAGNES, R
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1995, 37 (08): : 18 - 18