Tango: A Deep Neural Network Benchmark Suite for Various Accelerators

被引:25
|
作者
Karki, Aajna [1 ]
Keshava, Chethan Palangotu [1 ]
Shivakumar, Spoorthi Mysore [1 ]
Skow, Joshua [1 ]
Hegde, Goutam Madhukeshwar [1 ]
Jeon, Hyeran [1 ]
机构
[1] San Jose State Univ, Comp Engn Dept, San Jose, CA 95192 USA
关键词
Deep neural network; Benchmark Suite;
D O I
10.1109/ISPASS.2019.00021
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Deep neural networks (DNNs) have been proving the effectiveness in various computing fields. To provide more efficient computing platforms for DNN applications, it is essential to have evaluation environments that include assorted benchmark workloads. Though a few DNN benchmark suites have been recently released, most of them require to install proprietary DNN libraries or resource-intensive DNN frameworks, which are hard to run on resource-limited mobile platforms or architecture simulators. To provide a more scalable evaluation environment, we propose a new DNN benchmark suite that can run on any platform that supports CUDA and OpenCL. The proposed benchmark suite includes the most widely used five convolution neural networks and two recurrent neural networks. We provide architectural statistics of these networks while running them on an architecture simulator, a server- and a mobile-GM, and a mobile FPGA.
引用
收藏
页码:137 / 138
页数:2
相关论文
共 50 条
  • [21] A New Constant Coefficient Multiplier for Deep Neural Network Accelerators
    Manoj, B. R.
    Yaji, Jayashree S.
    Raghuram, S.
    2022 IEEE 3RD INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS, VLSI SATA, 2022,
  • [22] gSuite: A Flexible and Framework Independent Benchmark Suite for Graph Neural Network Inference on GPUs
    Tekdogan, Taha
    Goktas, Serkan
    Yilmazer-Metin, Ayse
    2022 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC 2022), 2022, : 146 - 159
  • [23] DataRaceOnAccelerator - A Micro-benchmark Suite for Evaluating Correctness Tools Targeting Accelerators
    Schmitz, Adrian
    Protze, Joachim
    Yu, Lechen
    Schwitanski, Simon
    Mueller, Matthias S.
    EURO-PAR 2019: PARALLEL PROCESSING WORKSHOPS, 2020, 11997 : 245 - 257
  • [24] Joint Protection Scheme for Deep Neural Network Hardware Accelerators and Models
    Zhou, Jingbo
    Zhang, Xinmiao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (12) : 4518 - 4527
  • [25] Adaptable Approximation Based on Bit Decomposition for Deep Neural Network Accelerators
    Soliman, Taha
    De la Parra, Cecilia
    Guntoro, Andre
    Wehn, Norbert
    2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [26] A Novel Heuristic Neuron Grouping Algorithm for Deep Neural Network Accelerators
    Cakin, Alperen
    Dilek, Selma
    Tosun, Suleyman
    Nacar, Furkan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2025,
  • [27] Soft Error Mitigation for Deep Convolution Neural Network on FPGA Accelerators
    Li, Wenshuo
    Ge, Guangjun
    Guo, Kaiyuan
    Chen, Xiaoming
    Wei, Qi
    Gao, Zhen
    Wang, Yu
    Yang, Huazhong
    2020 2ND IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2020), 2020, : 1 - 5
  • [28] Mapping of Deep Neural Network Accelerators on Wireless Multistage Interconnection NoCs
    Aydi, Yassine
    Mnejja, Sirine
    Mohammed, Faraqid Q.
    Abid, Mohamed
    APPLIED SCIENCES-BASEL, 2024, 14 (01):
  • [29] DNNZip: Selective Layers Compression Technique in Deep Neural Network Accelerators
    Landhiri, Habiba
    Palesi, Maurizio
    Monteleone, Salvatore
    Patti, Davide
    Ascia, Giuseppe
    Lorandel, Jordane
    Bourdel, Emmanuelle
    Catania, Vincenzo
    2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), 2020, : 526 - 533
  • [30] Optimizing deep learning inference on mobile devices with neural network accelerators
    曾惜
    Xu Yunlong
    Zhi Tian
    HighTechnologyLetters, 2019, 25 (04) : 417 - 425