Using Multi-FPGA Systems for ASIC Prototyping

被引：0

作者：

Melnikova, Olga ^{[1
]}

Hahanova, Irina ^{[1
]}

Mostovaya, Karina ^{[1
]}

机构：

[1] Kharkov Natl Univ Radio Elect, CAD Dept, UA-61166 Kharkov, Ukraine

来源：

EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS | 2009年

关键词：

ASIC; prototyping; SoC; FPGA; multi-FPGA system;

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Multi-FPGA systems are a growing area of research. They offer the potential to deliver high performance solutions to general computing tasks, especially for the prototyping of digital logic. However, to realize this potential requires a flexible, powerful hardware substrate and a complete, high quality and high performance automatic mapping system. This paper discusses different aspects of multi-FPGA systems as well as various issues that must be taken into account when using multi-FPGA systems to prototype an ASIC or SoC design.

引用

页码：237 / 239

页数：3

共 50 条

[31] Lattice-based Scheduling for Multi-FPGA Systems
Yu, Teng
Feng, Bo
Stillwell, Mark
Guo, Liucheng
Ma, Yuchun
Thomson, John
[J]. 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), 2018, : 321 - 324
[32] A new clock synchronization method for Multi-FPGA systems
Zhang, Chengchang
Yang, Lisheng
Hu, Xiaoping
Yang, Hong
Li, Ping
[J]. ADVANCED RESEARCH ON INDUSTRY, INFORMATION SYSTEMS AND MATERIAL ENGINEERING, PTS 1-7, 2011, 204-210 : 907 - 910
[33] Multi-FPGA systems synthesis by means of evolutionary computation
Hidalgo, JI
Fernández, F
Lanchares, J
Sánchez, JM
Hermida, R
Tomassini, M
Baraglia, R
Perego, R
Garnica, O
[J]. GENETIC AND EVOLUTIONARY COMPUTATION - GECCO 2003, PT II, PROCEEDINGS, 2003, 2724 : 2109 - 2120
[34] A hybrid evolutionary algorithm for Multi-FPGA systems design
Hidalgo, JI
Lanchares, J
Ibarra, A
Hermida, R
[J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 60 - 67
[35] Dynamic scheduling of task graphs in multi-FPGA systems using critical path
Ramezani, Reza
[J]. JOURNAL OF SUPERCOMPUTING, 2021, 77 (01): : 597 - 618
[36] Dynamic scheduling of task graphs in multi-FPGA systems using critical path
Reza Ramezani
[J]. The Journal of Supercomputing, 2021, 77 : 597 - 618
[37] A Multi-Tenant Resource Management System for Multi-FPGA Systems
Yamakura, Miho
Takano, Ryousei
Ben Ahmed, Akram
Sugaya, Midori
Amano, Hideharu
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2021, E104D (12): : 2078 - 2088
[38] Implementation and impact of an ultra-compact multi-FPGA board for large system prototyping
Chaix, F.
Ioannou, A. D.
Kossifidis, N.
Dimou, N.
Ieronymakis, G.
Marazakis, M.
Papaefstathiou, V.
Flouris, V.
Ligerakis, M.
Ailamakis, G.
Vavouris, T. C.
Damianakis, A.
Katevenis, M. G. H.
Mavroidis, I.
[J]. PROCEEDINGS OF H2RC 2019: 2019 FIFTH IEEE/ACM INTERNATIONAL WORKSHOP ON HETEROGENEOUS HIGH-PERFORMANCE RECONFIGURABLE COMPUTING (H2RC), 2019, : 34 - 41
[39] A Framework for Multi-FPGA Interconnection using Multi Gigabit Transceivers
Dreschmann, Michael
Heisswolf, Jan
Geiger, Michael
Haussecker, Manuel
Becker, Juergen
[J]. 2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2015,
[40] Routing Algorithm for Multi-FPGA Based Systems Using Multi-Point Physical Tracks
Tang, Qingshan
Mehrez, Habib
Tuna, Matthieu
[J]. RAPID SYSTEM PROTOTYPING: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE (RSP 2013), 2013, : 2 - 8

← 1 2 3 4 5 →