A Reconfigurable High-Speed RNS-FIR Channel Filter for Multi-Standard Software Radio Receivers

被引:8
|
作者
Smitha, K. G. [1 ]
Vinod, A. P. [1 ]
机构
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore
关键词
Multi-standard wireless communications; Residue Number System; Channel filter; Software Defiend Radio; Reconfigurability;
D O I
10.1109/ICCS.2008.4737404
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a reconfigurable, high-speed channel filter architecture for multi-standard Software defined radio (SDR) receivers using Residue number systems (RNS). The channel filters in the channelizer of an SDR extract multiple narrowband channels corresponding to different communication standards from the wideband input signal. These filters must operate at the highest speed in the digital front-end as it is placed immediately after the ADC. For a given moduli set, our architecture can be reconfigured for multiple standards with varying number of taps. The proposed architecture has been synthesized on TSMC 0.18 mu m CMOS standard cell technology. Synthesis result shows that the proposed reconfigurable FIR channel filter offers speed improvement of 72.6% at the cost of 12% increase in area compared to existing method. The Area-Time complexity of our architecture is 68.9% less than that of the existing method.
引用
收藏
页码:1354 / 1358
页数:5
相关论文
共 33 条
  • [21] A Low Complexity Reconfigurable Non-uniform Filter Bank for Channelization in Multi-standard Wireless Communication Receivers
    Sumit Jagdish Darak
    Achutavarrier Prasad Vinod
    Edmund M.-K. Lai
    [J]. Journal of Signal Processing Systems, 2012, 68 : 95 - 111
  • [22] A reconfigurable radio case study: A software based multi-standard transceiver for UMTS, GSM, EDGE and Bluetooth
    Kountouris, AA
    Moy, C
    Rambaud, L
    Le Corre, P
    [J]. IEEE 54TH VEHICULAR TECHNOLOGY CONFERENCE, VTC FALL 2001, VOLS 1-4, PROCEEDINGS, 2001, : 1196 - 1200
  • [23] A 0.18-μm-CMOS Low-Power Reconfigurable Low Pass Filter for Multi-Standard Receivers
    Bao, Kuan
    Fan, Xiangning
    Wang, Zhigong
    [J]. 2013 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2013, : 370 - 373
  • [24] A reconfigurable multi-stage frequency response masking filter bank architecture for Software Defined Radio receivers
    Smitha, K. G.
    Mahesh, R.
    Vinod, A. P.
    [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 85 - 88
  • [25] Design of Reconfigurable Filter Bank Architecture Using Improved Coefficient Decimation-Interpolation-Masking Technique for Multi-Standard Wireless Communication Receivers
    Dhabu, Sumedh
    Smitha, K. G.
    Vinod, A. P.
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (03) : 417 - 428
  • [26] Performance analysis of low energy and high-speed DA-RNS based FIR filter design for SDR applications on FPGA
    Mohan Kumar, B.N.
    Rangaraju, H.G.
    [J]. International Journal of Circuits, Systems and Signal Processing, 2021, 15 : 700 - 712
  • [27] A high-speed 2-D transform architecture with unique kernel for multi-standard video applications
    Huang, Chong-Yu
    Chen, Lien-Fei
    Lai, Yeong-Kang
    [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 21 - 24
  • [28] An Area-efficient Non-uniform Filter Bank for Low Overhead Reconfiguration of Multi-standard Software Radio Channelizers
    Mahesh, R.
    Vinod, A. P.
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 64 (03): : 413 - 428
  • [29] An Area-efficient Non-uniform Filter Bank for Low Overhead Reconfiguration of Multi-standard Software Radio Channelizers
    R. Mahesh
    A. P. Vinod
    [J]. Journal of Signal Processing Systems, 2011, 64 : 413 - 428
  • [30] A Low Complexity Reconfigurable Multi-stage Channel Filter Architecture for Resource-Constrained Software Radio Handsets
    Smitha K.G.
    A. P. Vinod
    [J]. Journal of Signal Processing Systems, 2011, 62 : 217 - 231