共 50 条
- [1] Integrating formal specification and software verification and validation [J]. TEACHING FORMAL METHODS, PROCEEDINGS, 2004, 3294 : 124 - 139
- [2] A Formal Methods Approach to Security Requirements Specification and Verification [J]. 2019 24TH INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS 2019), 2019, : 236 - 241
- [3] A formal requirements engineering method for specification, synthesis, and verification [J]. 8TH CONFERENCE ON SOFTWARE ENGINEERING ENVIRONMENTS - PROCEEDINGS, 1997, : 131 - 144
- [4] Formal object oriented requirements: simulation, validation and verification [J]. ESM'99 - MODELLING AND SIMULATION: A TOOL FOR THE NEXT MILLENNIUM, VOL II, 1999, : 103 - 107
- [5] Reuse of formal verification efforts of incomplete models at the requirements specification stage [J]. COMPONENT-BASED SOFTWARE QUALITY: METHODS AND TECHNIQUES, 2003, 2693 : 326 - 351
- [6] Evaluation framework of requirements engineering tools for verification and validation [J]. ADVANCED CONCEPTUAL MODELING TECHNIQUES, 2003, 2784 : 251 - 263
- [7] Formal specification and verification of VHDL [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 310 - 326
- [8] Formal Specification and Verification of CRDTs [J]. FORMAL TECHNIQUES FOR DISTRIBUTED OBJECTS, COMPONENTS, AND SYSTEMS, 2014, 8461 : 33 - 48
- [10] FORMAL FOUNDATION FOR SPECIFICATION AND VERIFICATION [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1985, 190 : 203 - 285