Impact of crystalline phase of Ni-full-silicide gate electrode on TDDB reliability of HfSiON gate stacks

被引:4
|
作者
Onizawa, Takashi [1 ]
Terai, Masayuki [1 ]
Toda, Akio [1 ]
Oshida, Makiko [1 ]
Ikarashi, Nobuyuki [1 ]
Hase, Takashi [1 ]
Fujieda, Shinji [1 ]
Watanabe, Hirohito [1 ]
机构
[1] NEC Corp Ltd, Syst Devices Res Labs, 1120 Shimokuzawa, Sagamihara, Kanagawa 2291198, Japan
关键词
phase-controlled; Ni-full-silicide (PC-FUSI); metal/high-k gate stack; TDDB reliability; mechanical strain;
D O I
10.1109/RELPHY.2006.251216
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We investigated the influences of gate metals (poly-Si, NiSi, Ni3Si) on the time dependent dielectric breakdown (TDDB) reliability of phase-controlled Ni-full-silicide/HfSiON n-FETs. The TDDB reliability of the NiSi-electrode FETs was comparable to that of poly-Si-electrode FETs. However, the reliability was degraded by further Ni-enriching to Ni3Si. We presume that the degradation of the base SiO2 layer is responsible for this. We do not relate the TDDB degradation to Ni diffusion into the insulator, but rather to the strain that is higher in Ni3Si samples.
引用
收藏
页码:195 / +
页数:2
相关论文
共 39 条
  • [21] PVD-HfSiON gate dielectrics with Ni-FUSI electrode for 65nm LSTP application
    Yamamoto, K
    Kubicek, S
    Rothschild, A
    Mitsuhashi, R
    Deweerd, W
    Veloso, A
    Jurczak, A
    Biesemans, S
    De Gendt, S
    Wickramanayaka, S
    Hayashi, S
    Niwa, A
    MICROELECTRONIC ENGINEERING, 2005, 80 : 198 - 201
  • [22] Impact of Ionic Drift and Vacancy Defect Passivation on TDDB Statistics and Lifetime Enhancement of Metal Gate High-κ Stacks
    Raghavan, Nagarajan
    Pey, Kin Leong
    Frey, Daniel D.
    Bosman, Michel
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [23] Impact of low thermal processes on reliability of high-k/metal gate stacks
    Tsiara, Artemisia
    Garros, Xavier
    Lu, Cao-Minh Vincent
    Fenouillet-Beranger, Claire
    Ghibaudo, Gerard
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2017, 35 (01):
  • [24] Flatband Voltage Tuning of HfSiON-based Gate Stacks: Impact of High Temperature Activation Annealing and LaOx Capping Layers
    Boujamaa, R.
    Baudot, S.
    Martinez, E.
    Renault, O.
    Detlefs, B.
    Zegenhagen, J.
    Loup, V.
    Martin, F.
    Gros-Jean, M.
    Bertin, F.
    Dubourdieu, C.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 805 - 813
  • [25] Impact of SOI Thickness on Device Performance and Gate Oxide Reliability of Ni Fully Silicide Metal-Gate Strained SOI MOSFET (vol 88, pg 258, 2010)
    Lin, Cheng-Li
    Yeh, Wen-Kuan
    MICROELECTRONIC ENGINEERING, 2016, 151 : 64 - 64
  • [26] The relation between crystalline phase, electronic structure, and dielectric properties in high-κ gate stacks
    Sayan, S
    Croft, M
    Nguyen, NV
    Emge, T
    Ehrstein, J
    Levin, I
    Suehle, J
    Bartynski, RA
    Garfunkel, E
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY 2005, 2005, 788 : 92 - 101
  • [27] Fluorine incorporation into HfSiON dielectric for Vth control and its impact on reliability for poly-Si gate pFET
    Inoue, M
    Tsujikawa, S
    Mizutani, M
    Nomura, K
    Hayashi, T
    Shiga, K
    Yugami, J
    Tsuchimoto, J
    Ohno, Y
    Yoneda, A
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 425 - 428
  • [28] Impact of high temperature annealing on La diffusion and flatband voltage (Vfb) modulation in TiN/LaOx/HfSiON/SiON/Si gate stacks
    Boujamaa, R.
    Baudot, S.
    Rochat, N.
    Pantel, R.
    Martinez, E.
    Renault, O.
    Detlefs, B.
    Zegenhagen, J.
    Loup, V.
    Martin, F.
    Gros-Jean, M.
    Bertin, F.
    Dubourdieu, C.
    JOURNAL OF APPLIED PHYSICS, 2012, 111 (05)
  • [29] Impact of the TiN electrode deposition on the HfO2 band gap for advanced MOSFET gate stacks
    Gaumer, C.
    Martinez, E.
    Lhostis, S.
    Guittet, M. -J.
    Gros-Jean, M.
    Barnes, J. -P.
    Licitra, C.
    Rochat, N.
    Barrett, N.
    Bertin, F.
    Chabli, A.
    MICROELECTRONIC ENGINEERING, 2011, 88 (01) : 72 - 75
  • [30] Improvement in positive-bias-temperature-instabilities reliability and device performance of TaSiN/ HfSiON gate stacks with high temperature post-nitridation annealing
    Kamiyama, Satoshi
    Miura, Takayoshi
    Nara, Yasuo
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2007, 10 (09) : H278 - H280