A low-cost jitter measurement technique for BIST applications

被引：4

作者：

Huang, Jiun-Lang ^{[1
]}

Huang, Jui-Jer

Liu, Yuan-Shuang

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan

[3] VIA Networking Technol Inc, Taipei, Taiwan

来源：

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2006年 / 22卷 / 03期

关键词：

random jitter; built-in self-test; jitter measurement;

D O I：

10.1007/s10836-006-8600-0

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present a BIST technique that measures the RMS value of a Gaussian distribution period jitter. In the proposed approach, the signal under test is delayed by two different delay values and the probabilities it leads the two delayed signals are measured. The RMS jitter can then be derived from the probabilities and the delay values. Behavior and circuit simulations are performed to validate the proposed technique and analyze the design tradeoffs, and preliminary measurement results on FPGA are also presented.

引用

页码：219 / 228

页数：10

共 50 条

[1] A Low-Cost Jitter Measurement Technique for BIST Applications
Jiun-Lang Huang
Jui-Jer Huang
Yuan-Shuang Liu
Journal of Electronic Testing, 2006, 22 : 219 - 228
[2] A low-cost jitter measurement technique for BIST applications
Huang, JJ
Huang, JL
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 336 - 339
[3] Low-cost jitter measurement technique for phase-locked loops
Voorakaranam, R
Chatterjee, A
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 956 - 959
[4] A low-cost adaptive ramp generator for analog BIST applications
Azaïs, F
Bernard, S
Bertrand, Y
Michel, X
Renovell, M
19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 266 - 271
[5] A Random Jitter RMS Estimation Technique for BIST Applications
Lee, Jae Wook
Chun, Ji Hwan
Abraham, Jacob A.
2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 9 - 14
[6] Low-Cost On-Chip Clock Jitter Measurement Scheme
Omana, Martin
Rossi, Daniele
Giaffreda, Daniele
Metra, Cecilia
Mak, T. M.
Rahman, Asifur
Tam, Simon
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (03) : 435 - 443
[7] A low-cost BIST scheme for ADC testing
Wang, YS
Wang, JX
Lai, FC
Ye, YZ
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 665 - 668
[8] CIRCULAR SELF-TEST PATH - A LOW-COST BIST TECHNIQUE FOR VLSI CIRCUITS
KRASNIEWSKI, A
PILARSKI, S
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (01) : 46 - 55
[9] Low-cost measurement and monitoring system for cryogenic applications
Tubio Araujo, Oscar
Hernandez Suarez, Elvio
Gracia Temich, Felix
ADVANCES IN OPTICAL AND MECHANICAL TECHNOLOGIES FOR TELESCOPES AND INSTRUMENTATION II, 2016, 9912
[10] On-chip calibration technique for delay line based bist jitter measurement
Nelson, B
Soma, M
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 944 - 947

← 1 2 3 4 5 →