Two-stage differential charge and transresistance amplifiers

被引：1

作者：

Massarotto, Marco ^{[1
]}

Garcia, Alfonso Carlosena ^{[1
]}

Lopez-Martin, Antonio J. ^{[2
]}

机构：

[1] Univ Publ Navarra, Dept Elect & Elect Engn, Campus Arrosadia, Pamplona 31006, Navarra, Spain

[2] New Mexico State Univ, Las Cruces, NM 88003 USA

来源：

2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5 | 2006年

关键词：

charge amplifier; charge to voltage converter; accelerometer; piezoelectric sensor; charge type sensor; transresistance amplfier; current to voltage converter; photodiode; current type sensor;

D O I：

10.1109/IMTC.2006.328312

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

A novel approach to the design of high-performance differential charge and transresistance amplifiers is proposed. It is based on a two-stage topology: the first stage provides common-mode rejection and performs a differential to single-ended signal conversion; the second one filters the signal. From this technique, two novel topologies are presented analyzed, and measured. Their, performance are compared with that of a conventional topology used as benchmark and results in a better CMRR, that only depends on the matching between two resistors.

引用

页码：1920 / +

页数：2

共 50 条

[21] Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers: A Tutorial
G. Palmisano
G. Palumbo
S. Pennisi
[J]. Analog Integrated Circuits and Signal Processing, 2001, 27 (3) : 179 - 189
[22] Design guidelines for two-stage cascode-compensated operational amplifiers
Aminzadeh, Hamed
Lotfi, Reza
Rahimian, Somayyeh
[J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 264 - +
[23] Split-Output Miller-Compensated Two-Stage Amplifiers
Tan, Min
Ki, Wing-Hung
[J]. 2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
[24] A novel frequency compensation technique for two-stage CMOS operational amplifiers
Taherzadeh-Sani, M
Lotfi, R
Shoaei, O
[J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 256 - 259
[25] Compact, Programmable, Two-Stage Configuration for Implantable Biopotential Recording Amplifiers
Maghami, Mohammad Hossein
Sodagar, Amir Masoud
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (14)
[26] Design procedure for two-stage CMOS transconductance operational amplifiers: A tutorial
Palmisano, G
Palumbo, G
Pennisi, S
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 27 (03) : 179 - 189
[27] FINE LINE NMOS TRANSRESISTANCE AMPLIFIERS
ABIDI, AA
KASPER, BL
KUSHNER, RA
[J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 76 - &
[28] A two-stage differential CCO implementation in submicron CMOS
Djahanshahi, H
Salama, CAT
[J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 294 - 297
[29] Two-stage differential evolution with novel parameter control
Meng, Zhenyu
Yang, Cheng
[J]. INFORMATION SCIENCES, 2022, 596 : 321 - 342
[30] Two-Stage Guided Constraint Differential Evolution Algorithm
Sung, Tien-Wen
Liang, Qiaoxin
Hong, Chuanbo
Huang, Zeming
Li, Wei
Nguyen, Trinh-Dong
[J]. Journal of Network Intelligence, 2023, 8 (04): : 1109 - 1133

← 1 2 3 4 5 →