共 50 条
- [2] Mechanisms of low-temperature Ti/Si-based wafer bonding [J]. Materials, Technology and Reliability of Advanced Interconnects-2005, 2005, 863 : 387 - 392
- [3] Novel Si-based nanowire devices: Will they serve ultimate MOSFETs scaling or ultimate hybrid integration? [J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 745 - 748
- [4] Low-temperature resistance of fluorine rubber with modified Si-based nanoparticles [J]. MATERIALS TODAY COMMUNICATIONS, 2022, 33
- [5] Fabrication and characterization of Si-based bipolar transistor structures using low-temperature bonding [J]. 2015 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK), 2015,
- [6] Low-temperature electrical characteristics of strained-Si MOSFETs [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 1924 - 1927
- [7] Low-temperature electron-phonon interaction in Si MOSFETs [J]. PHYSICAL REVIEW B, 1998, 57 (04): : 2443 - 2446
- [8] Low-temperature electrical characteristics of strained-Si MOSFETs [J]. Sugii, N. (sugii@crl.hitachi.co.jp), 1924, Japan Society of Applied Physics (42):
- [9] Nanoscale Si-based 3-dimensional MOSFETs [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 82 - +
- [10] VUV/O3 activated bonder for low-temperature direct bonding of Si-based materials [J]. 2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 1448 - 1452