Low cost wafer bumping processes for flip chip applications (electroless nickel-gold/stencil printing)

被引:0
|
作者
Strandjord, AJG [1 ]
Popelar, SF [1 ]
Erickson, CA [1 ]
机构
[1] IC Interconnect, Colorado Springs, CO 80907 USA
关键词
flip chip; electroless nickel; solder bumping; wafer bumping; stencil printing;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a wafer bumping process and some of the realities associated with implementing the technology into a high volume production facility. The manufacturing process is based on electroless nickel/gold under-bump-metallurgy (UBM), stencil based printing of solder/polymer paste, thermal reflow of solders, and automated inspection for yield (bump and die) and bump height/uniformity. Each of these processes is discussed relative to the technology employed, the manufacturing equipment used, and the process controls required to ensure reliable production. Examples of two different devices (9 mil and 17.5 mil pitch) are described in the context of wafer lots going through the manufacturing process within the facility (inquiry to invoice). Bump yields of 99.992% and 100%, with bump heights of 109.8 mu m (3.4 sigma) and 138.3 mu m (2.9 sigma), respectively, were realized for these two devices.
引用
收藏
页码:18 / 33
页数:16
相关论文
共 50 条
  • [1] Optimization of stencil printing wafer bumping for fine pitch flip chip applications
    Gong, JF
    Yau, EWC
    Chan, PCH
    Lee, RSW
    Yuen, MMF
    [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1724 - 1730
  • [2] Feasibility and reliability study on the electroless nickel bumping and stencil solder printing for low-cost flip chip electronic packaging
    Chow, YM
    Lau, WM
    Schetty, RE
    Karim, ZS
    [J]. PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 79 - 85
  • [3] Low cost flip chip technologies based on chemical nickel bumping and solder printing
    Kloeser, J
    Ostmann, A
    Gwiasda, J
    Bechtold, F
    Zakel, E
    Reichl, H
    [J]. 1996 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1996, 2920 : 93 - 102
  • [4] Stencil printing technology for 100μm flip chip bumping
    Manessis, D
    Patzelt, R
    Ostmann, A
    Aschenbrenner, R
    Reichl, H
    [J]. 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 241 - 246
  • [5] A low cost bumping process for flip chip-technology using electroless nickel bumping and solder ball placement
    Motulla, G
    Kasulke, P
    Heinricht, K
    Ostmann, A
    Zakel, E
    Reichl, H
    Aszdasht, G
    Kloser, J
    [J]. 1ST 1997 IEMT/IMC SYMPOSIUM, 1997, : 174 - 181
  • [6] Reliability and process characterization of electroless nickel-gold/solder flip chip interconnect technology
    Wiegele, S
    Thompson, P
    Lee, R
    Ramsland, E
    [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 861 - 866
  • [7] Study of Stencil Printing Technology for Fine Pitch Flip Chip Bumping
    Yang, Jin
    Cai, Jian
    Wang, Shuidi
    Jia, Songliang
    [J]. 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 820 - 825
  • [8] Low cost flip chip bumping
    Oppert, T
    Teutsch, T
    Zakel, E
    [J]. PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 72 - 78
  • [9] A low cost bumping process for flip chip and CSP applications
    Kloeser, J
    Coskina, P
    Jung, E
    Ostmann, A
    Aschenbrenner, R
    Reichl, H
    [J]. 1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 1 - 7
  • [10] Stencil printing process development for low cost flip chip interconnect
    Li, L
    Wiegele, S
    Thompson, P
    Lee, R
    [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 421 - 426