New Circuit Topology for System-Level Reliability of GaN

被引：0

作者：

Lin, Ming-Cheng ^{[1
]}

Chang, Wen-Che ^{[1
]}

Wu, Haw-Yun ^{[1
]}

Lansbergen, Gabriel Petrus ^{[1
]}

Kwan, Man-Ho ^{[1
]}

Yu, Jiun-Lei ^{[1
]}

Wu, Cheng-Pao ^{[1
]}

Tsai, Chun-Lin ^{[1
]}

Tuan, Hsiao-Chin ^{[1
]}

Kalnitsky, Alex ^{[1
]}

机构：

[1] Taiwan Semicond Mfg Co, Analog Power & Specialty Technol Div, Hsinchu, Taiwan

来源：

2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD) | 2019年

关键词：

GaN; MTTF; System Lifetime;

D O I：

10.1109/ispsd.2019.8757683

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

To accelerate GaN adoption, beyond-JEDEC system-level reliability should be done to prove the robustness of GaN in applications. In this paper, a new hard switching test vehicle (half-bridge RC load) was proposed & demonstrated to achieve system-like stress, flexibility of acceleration test, low system power consumption with large sample size, easy setup & control which can meet system-level reliability requirement.

引用

页码：299 / 302

页数：4

共 50 条

[1] New transient detection circuit for system-level ESD protection
Yen, Cheng-Cheng
Liao, Chi-Sheng
Ker, Ming-Dou
2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 180 - 183
[2] Towards Scalable System-Level Reliability Analysis
Glass, Michael
Lukasiewycz, Martin
Haubelt, Christian
Teich, Juergen
PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 234 - 239
[3] Design optimization with system-level reliability constraints
McDonald, M.
Mahadevan, S.
JOURNAL OF MECHANICAL DESIGN, 2008, 130 (02)
[4] ARET for system-level IC reliability simulation
Xuan, XD
Chatterjee, A
Singh, AD
41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 572 - 573
[5] System-level circuit simulation of nonlinearity in micromechanical resonators
Zhu, Haoshen
Lee, Joshua E. -Y.
SENSORS AND ACTUATORS A-PHYSICAL, 2012, 186 : 15 - 20
[6] Circuit and System-Level Aspects of Phase Change Memory
Pozidis, Haralampos
Papandreou, Nikolaos
Stanisavljevic, Milos
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (03) : 844 - 850
[7] Analog and RF circuit macromodels for system-level analysis
Li, X
Li, P
Xu, Y
Pileggi, LT
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 478 - 483
[8] System-Level Modeling and Reliability Analysis of Microprocessor Systems
Chen, Chang-Chih
Milor, Linda
2013 5TH IEEE INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES (IWASI), 2013, : 178 - 183
[9] SYSTEM-LEVEL RELIABILITY QUALIFICATION OF COMPLEX ELECTRONIC SYSTEMS
Farley, D.
Dasgupta, A.
Al-Bassyiouni, M.
de Vries, J. W. C.
IMCE2009: PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION, VOL 5, 2010, : 231 - 237
[10] System-level Reliability Exploration Framework for Heterogeneous MPSoC
Wang, Zheng
Chen, Chao
Chattopadhyay, Anupam
Sharma, Piyush
GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 9 - 14

← 1 2 3 4 5 →