Degradation mechanism in low-temperature p-channel polycrystalline silicon TFTs under dynamic stress

被引：0
|
作者：
Toyota, Y.
Matsumura, M.
Hatano, M.
Shiba, T.
Ohkura, M.
机构：
来源：
2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL | 2006年
关键词：
D O I：
10.1109/RELPHY.2006.251346
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Pronounced device degradation and temperature dependence of p-channel polycrystalline silicon thin-film transistors (polysilicon TFTs) under dynamic stress were investigated. This device degradation is due to the trap states produced by repetition between electron injection and hole injection. The degradation is strongly dependent on the number of trapped holes and the location of the hole-injection region. The analysis of activation energy affirms that the rapid degradation at high temperature is caused by an increase in the number of trapped holes, to which the negative-bias-temperature stress significantly contributes.
引用
下载
收藏
页码：729 / 730
页数：2
相关论文
共 50 条
  • [31] P-CHANNEL AMORPHOUS-SILICON TFTS WITH HIGH HOLE MOBILITY
    ODA, S
    ADACHI, N
    KATOH, S
    MATSUMURA, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) : 2448 - 2448
  • [32] A Two-Stage Degradation Model of p-Channel Low-Temperature Poly-Si Thin-Film Transistors Under Positive Bias Temperature Stress
    Lu, Xiaowei
    Wang, Mingxiang
    Wong, Man
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (10) : 3501 - 3505
  • [33] Thermal degradation under pulse operation in low-temperature p-channel poly-Si thin-film transistors
    Hashimoto, Shinichiro
    Kitajima, Koji
    Uraoka, Yukiharu
    Fuyuki, Takashi
    Morita, Yukihiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (02) : 297 - 300
  • [34] Investigation of the Degradation Mechanism in 5-Mask Polycrystalline Silicon TFTs
    Chen, Ming-Yao
    Lee, Ming-Hsien
    Huang, Chang-Yu
    Chen, Pei-Ming
    Peng, Chia-Tien
    Huang, Wei-Ming
    IDW'11: PROCEEDINGS OF THE 18TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2011, : 151 - 154
  • [35] Investigation of degradation mechanisms in low-voltage p-channel power MOSFETs under High Temperature Gate Bias stress
    Magnone, P.
    Barletta, G.
    Magri, A.
    MICROELECTRONICS RELIABILITY, 2018, 88-90 : 438 - 442
  • [36] Investigation of the drain-induced barrier lowering of low-temperature polycrystalline silicon TFTs depending on the grain configuration and channel length
    Moon G.
    Sohn Y.
    Choi K.
    Kim Y.
    Park K.
    Park, KeeChan (keechan@konkuk.ac.kr), 1600, Taylor and Francis Ltd. (18): : 145 - 151
  • [37] Degradation of polycrystalline silicon TFTs due to alpha particles irradiation stress
    Michalas, L.
    Papaioannou, G. J.
    Voutsas, A. T.
    MICROELECTRONICS RELIABILITY, 2010, 50 (9-11) : 1848 - 1851
  • [38] Low temperature polycrystalline silicon TFTs on polyimide and glass substrates
    Yang, Po-Chuan
    Chang, Hsu-Yu
    Yang, Chieh-Hung
    Hsueh, Chun-Yuan
    Lin, Hui-Wen
    Chang, Chi-Yang
    Lee, Si-Chen
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 519 - 522
  • [39] Suppression of Edge Effect Induced by Positive Gate Bias Stress in Low-Temperature Polycrystalline Silicon TFTs With Channel Width Extension Over Source/Drain Regions
    Wang, Yu-Xuan
    Tai, Mao-Chou
    Chang, Ting-Chang
    Huang, Shin-Ping
    Zheng, Yu-Zhe
    Wu, Chia-Chuan
    Shih, Yu-Shan
    Chen, Yu-An
    Sun, Pei-Jun
    Lu, I-Nien
    Huang, Hui-Chun
    Sze, Simon M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (12) : 5552 - 5556
  • [40] Negative bias-temperature stress in non-self-aligned p-channel polysilicon TFTs
    Mariucci, L.
    Gaucci, P.
    Valletta, A.
    Cuscuna, M.
    Maiolo, L.
    Pecora, A.
    Fortunato, G.
    THIN SOLID FILMS, 2009, 517 (23) : 6379 - 6382
12345