Improved NCV Gate Realization of Arbitrary Size Toffoli Gates

被引:8
|
作者
Kole, Abhoy [1 ]
Datta, Kamalika [2 ]
机构
[1] BP Poddar Inst Management & Technol, Dept Comp Applicat, Kolkata, India
[2] Natl Inst Technol, Dept Comp Sci & Engn, Shillong, Meghalaya, India
关键词
NCV library; decomposition; quantum cost;
D O I
10.1109/VLSID.2017.11
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The problem of synthesis and optimization of reversible and quantum circuits have drawn the attention of researchers in recent years. The typical design flow for such circuits first carries out the step of synthesis in terms of reversible gates, and then maps (decomposes) each reversible gate into equivalent set of quantum gates (e.g. from the NCV library). Since its initial proposal in realizing a Toffoli gate using quantum gates, several structural modifications have been proposed in the literature in order to reduce the cost of the generated netlist. The most recently introduced approach produces improved NCV cascade successively by partitioning the control lines of the given Toffoli gate in all possible ways, and replacing intermediate Toffoli gates with optimized equivalent NCV cascades form a catalog. In this approach the complexity of decomposing large Toffoli gates is high. In the present paper an efficient heuristic for partitioning the control lines of a given Toffoli gate is proposed. This heuristic is used for decomposition of the Toffoli gate without using any NCV catalog, after applying a template based optimization step. The cost of resultant circuit is similar to or sometimes better than the one reported by previous approaches.
引用
收藏
页码:289 / 294
页数:6
相关论文
共 49 条
  • [31] Realization of arbitrary two-qubit quantum gates based on chiral Majorana fermions*
    Yan, Qing
    Sun, Qing-Feng
    CHINESE PHYSICS B, 2021, 30 (04)
  • [32] Realization Of Ternary Reversible Circuits Using Improved Gate Library
    Rani, P. Mercy Nesa
    Kole, Abhoy
    Datta, Kamalika
    Chakrabarty, Alok
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS, 2016, 93 : 153 - 160
  • [33] Single-Loop Realization of Arbitrary Nonadiabatic Holonomic Single-Qubit Quantum Gates in a Superconducting Circuit
    Xu, Y.
    Cai, W.
    Ma, Y.
    Mu, X.
    Hu, L.
    Chen, Tao
    Wang, H.
    Song, Y. P.
    Xue, Zheng-Yuan
    Yin, Zhang-qi
    Sun, L.
    PHYSICAL REVIEW LETTERS, 2018, 121 (11)
  • [34] Realization of an ultrafast all-optical Toffoli logic gate based on the phase relation between two second order nonlinear optical signals
    Kazemi, Mehdi Mohammad
    Tehrani, Alireza Mazaheri
    Khan, Tahir Zeb
    Namboodiri, Mahesh
    Materny, Arnulf
    LASER PHYSICS, 2015, 25 (12)
  • [35] Asymptotically improved circuit for a d-ary Grover's algorithm with advanced decomposition of the n-qudit Toffoli gate
    Saha, Amit
    Majumdar, Ritajit
    Saha, Debasri
    Chakrabarti, Amlan
    Sur-Kolay, Susmita
    PHYSICAL REVIEW A, 2022, 105 (06)
  • [36] Four Hybrid Gates SOI Lateral Insulated Gate Bipolar Transistor With Improved Carrier Controllability
    Ma, Jie
    Gu, Yong
    Pan, Chengwu
    Zhang, Long
    Zheng, Guiqiang
    Liu, Siyang
    Sun, Weifeng
    Chang, Changyuan
    Zhang, Sen
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2023, 11 : 288 - 293
  • [37] Realization of a new permutative gate library using controlled-kth-root-of-NOT quantum gates for exact minimization of quantum circuits
    Li, Zhiqiang
    Song, Xiaoyu
    Perkowski, Marek
    Chen, Hanwu
    Feng, Xiaoxia
    INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2014, 12 (05)
  • [38] Realization of arbitrary dual-band components using an improved CRLH transmission-line model
    Lin, Xian Qi
    Liu, Ruo Peng
    Yang, Xin Mi
    Chen, Ji Xin
    Yin, Xiao Xing
    Cheng, Qiang
    Cui, Tie Jun
    2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 401 - 404
  • [39] Improved FET characteristics by laminate design optimization of metal gates - Guidelines for optimizing metal gate stack structure
    Kadoshima, M.
    Matsuki, T.
    Mise, N.
    Sato, M.
    Hayashi, M.
    Aminaka, T.
    Kurosawa, E.
    Kitajima, M.
    Miyazaki, S.
    Shiraishi, K.
    Chikyo, T.
    Yamada, K.
    Aoyama, T.
    Nara, Y.
    Ohji, Y.
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 39 - +
  • [40] Improved reconfigurability and noise margins in threshold logic gates via back-gate biasing in DG-MOSFETs
    Kaya, Savas
    Ting, Darwin T.
    Hamed, Hesham F. A.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 68 (01) : 101 - 109