A Digitally Controlled Oscillator for low jitter all digital phase locked loops

被引：5

作者：

Lee, Kwang-Jin ^{[1
]}

Jung, Seung-Hun ^{[1
]}

Kim, Yun-Jeong ^{[1
]}

Kim, Chul ^{[1
]}

Kim, Suki ^{[1
]}

Cho, Uk-Rae ^{[1
]}

Kwak, Choong-Guen ^{[1
]}

Byun, Hyun-Geun ^{[1
]}

机构：

[1] Korea Univ, Dept Elect Engn, Seoul 136701, South Korea

来源：

2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS | 2005年

关键词：

D O I：

10.1109/ASSCC.2005.251741

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a Digitally Controlled Oscillator (DCO) for high speed ADPLLs. The proposed DCO circuit has control codes of thermometer type, which can reduce jitters. Performance of the DCO is verified through a novel ADPLL. The ADPLL chip with the DCO was fabricated using a 0.18um CMOS technology. The ADPLL has operation range between 520MHz and 1.5GHz and has 76ps peak-to-peak jitter at 668MHz.

引用

页码：365 / 368

页数：4

共 50 条

[1] A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops
Zhao, Jun
Kim, Yong-Bin
VLSI DESIGN, 2010, 2010
[2] Digitally controlled oscillator for all-digital frequency locked loops
Groza, R.
Potarniche, I. A.
Kirei, B. S.
Topa, M. D.
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2018, 21 (01): : 3 - 17
[3] UWB Low RMS Jitter Phase-Locked Loops Using Voltage-Controlled Oscillator
Lee, Ho-Chang
Jang, Sheng-Lyang
Li, Hao-Yun
Kuo, Yu-Chen
2024 IEEE INTERNATIONAL WORKSHOP ON ELECTROMAGNETICS: APPLICATIONS AND STUDENT INNOVATION COMPETITION, IWEM 2024, 2024,
[4] A Low Supply Voltage All-Digital Phase-Locked Loop With a Bootstrapped and Forward Interpolation Digitally Controlled Oscillator
Liu, Jen-Chieh
Li, Yu-Ping
IEEE ACCESS, 2021, 9 : 39717 - 39726
[5] A low jitter and fast locking all digital phase locked loop with flash based time to digital converter and gain calibrated voltage controlled oscillator
Sahani, Jagdeep Kaur
Singh, Anil
Agarwal, Alpana
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (08) : 2900 - 2912
[6] Phase-jitter dynamics of digital phase-locked loops
Teplinsky, A
Feely, O
Rogers, A
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1999, 46 (05): : 545 - 558
[7] A low jitter all - digital phase - locked loop in 180 nm CMOS technology
Shumkin, O. V.
Butuzov, V. A.
Normanov, D. D.
Ivanov, P. Yu
INTERNATIONAL CONFERENCE ON PARTICLE PHYSICS AND ASTROPHYSICS (ICPPA-2015), PTS 1-4, 2016, 675
[8] An All-Digital Phase-Locked Loop with Fast Acquisition and Low Jitter
Zhao, Jun
Kim, Yong-Bin
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 277 - 280
[9] Fast-locking all-digital phase-locked loop with digitally controlled oscillator tuning word estimating and presetting
Yu, G.
Wang, Y.
Yang, H.
Wang, H.
IET CIRCUITS DEVICES & SYSTEMS, 2010, 4 (03) : 207 - 217
[10] DIGITAL CONTROLLED OSCILLATOR (DCO) FOR ALL DIGITAL PHASE-LOCKED LOOP (ADPLL) - A REVIEW
Choong, Florence
Reaz, Mamun Ibne
Kamaruzzaman, Mohamad Ibrahim
Badal, Md. Torikul Islam
Farayez, Araf
Crespo, Maria Liz
Cicuttin, Andres
JURNAL TEKNOLOGI, 2020, 82 (01): : 29 - 40

← 1 2 3 4 5 →