Design and Implementation of a Video Display Processing SoC For Full HD LCD TV

被引：0

作者：

Sun, Hongbin ^{[1
]}

Liu, Longjun ^{[1
]}

Chen, Qiubo ^{[1
]}

Zhai, Baolu ^{[1
]}

Zheng, Nanning ^{[1
]}

机构：

[1] Xi An Jiao Tong Univ, Inst Artificial Intelligence & Robot, Xian, Shaanxi, Peoples R China

来源：

2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2012年

关键词：

video processing; SoC; AXI bus; image interpolation; HDTV;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a single-chip video display processing SoC design, which is able to provide the complete post-processing solution for Full HD LCD TV. Three novel integrated key techniques have been discussed in detail, including multi-port AXI bus controller, robust film-mode detection and edge-directed content adaptive image interpolation. The overall architecture and algorithms are verified in FPGA platform and fabricated at TSMC 0.13um 1P6M CMOS technology node. The SoC chip is also extensively evaluated in a digital HDTV prototype system.

引用

页码：297 / 300

页数：4

共 50 条

[41] A new implementation of image-processing engine for 3D visualization and stereo video stream display
Chenyang Ge
Zuoxun Hou
Huimin Yao
Nanning Zheng
Wenzhe Zhao
Science Bulletin, 2014, 59(Z1) (Z1) : 459 - 467
[42] Quadrant Segmentation and Ring-like Searching based FPGA Implementation of ORB matching system for Full-HD video
Rao, Tianmin
Ikenaga, Takeshi
PROCEEDINGS OF THE FIFTEENTH IAPR INTERNATIONAL CONFERENCE ON MACHINE VISION APPLICATIONS - MVA2017, 2017, : 89 - 92
[43] Low Complexity Keypoint Extraction Based on SIFT Descriptor and Its Hardware Implementation for Full-HD 60 fps Video
Suzuki, Takahiro
Ikenaga, Takeshi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (06) : 1376 - 1383
[44] Design and implementation of DSP-based IRFPA video image digital processing system
Li, Q
Guo, JC
Guan, X
Liu, H
Tong, YQ
ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 6059 - 6062
[45] Design and implementation of video processing controller for pipeline robot based on embedded machine vision
Song, Zenglu
Yao, Jin
Hao, Huadong
NEURAL COMPUTING & APPLICATIONS, 2022, 34 (04): : 2707 - 2718
[46] Design and implementation of video processing controller for pipeline robot based on embedded machine vision
Zenglu Song
Jin Yao
Huadong Hao
Neural Computing and Applications, 2022, 34 : 2707 - 2718
[47] 4.3-INCH ACTIVE-MATRIX TYPE FULL-COLOR LIQUID-CRYSTAL DISPLAY FOR TV-VIDEO APPLICATIONS
UENO, T
SUKEGAWA, O
SHIMIZU, T
ICHIKAWA, S
ONOZAWA, T
SATO, M
KIMURA, M
KATOH, H
NEC RESEARCH & DEVELOPMENT, 1988, (91): : 57 - 64
[48] An FPGA Implementation of Multi-channel Video Processing and 4K Real-Time Display System
Guo, Xin
Wei, Xinyue
Liu, Yiqing
2017 10TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, BIOMEDICAL ENGINEERING AND INFORMATICS (CISP-BMEI), 2017,
[49] Implementation of an FPGA-Based Low-Power Video Processing Module for a Head-Mounted Display System
Bsoul, Assem A. M.
Hoskinson, Reynald
Ivanov, Milen
Mirabbasi, Shahriar
Abdollahi, Hamid
2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 214 - 217
[50] SIFT-Based Low Complexity Keypoint Extraction and Its Real-Time Hardware Implementation for Full-HD Video
Suzuki, Takahiro
Ikenaga, Takeshi
2012 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2012,

← 1 2 3 4 5 →