Evaluation of partitioning methods for stream applications on a heterogeneous multi-core processor simulator

被引:0
|
作者
Zheng, Kai [1 ]
Zhu, Yongxin [1 ]
Xu, Jun [1 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China
关键词
D O I
10.1109/EUC.2008.164
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we explore coordination of multiple cores in a single processor to achieve better performance and lower real time power consumption for single multimedia streaming application, as opposed to multiple independent applications executing in a parallel fashion. Two strategies of application partitioning, i.e. partitioning by data or function, are evaluated by implementing an audio application, which is to encode audio signals in G.721 protocol, on two partitions. To execute these partitioned tasks, we improve a multi-core processor simulator, whose performance, power metrics were verified before, by enabling real time power consumption. The coordination of multiple cores is assured with explicit inter-core communication which is also enabled in the simulator. It is interesting to find that partitioning by function outperforms partitioning by data in terms of both performance and power consumption. The observation, which should be valid for most of streaming applications, would be a good reference for system architects. The implementation in the paper also underscores the importance of and the need for coordinating multiple cores on a single processor via inter-core communications.
引用
收藏
页码:486 / 491
页数:6
相关论文
共 50 条
  • [1] the Review of Cache Partitioning in Multi-core Processor
    Li, Shuo
    Xu, Gaochao
    Dong, Yushuang
    Wu, Feng
    [J]. ADVANCED MEASUREMENT AND TEST, PARTS 1 AND 2, 2010, 439-440 : 1223 - +
  • [2] FPGA Verification for Heterogeneous Multi-Core Processor
    Li X.
    Tang Z.
    Li W.
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2021, 58 (12): : 2684 - 2695
  • [3] Performance Evaluation of Inter-Processor Communication for an Embedded Heterogeneous Multi-Core Processor
    Tsao, Shiao-Li
    Lee, Sung-Yuan
    [J]. JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2012, 28 (03) : 537 - 554
  • [4] A Scheduling Algorithm in the Randomly Heterogeneous Multi-Core Processor
    Liu, Yan
    Li, Yongwei
    Zhao, Yihong
    Chen, Xiaoming
    [J]. 2016 12TH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (ICNC-FSKD), 2016, : 2140 - 2146
  • [5] A Multi-Core Signal Processor for Heterogeneous Reconfigurable Computing
    Rossi, D.
    Campi, F.
    Deledda, A.
    Mucci, C.
    Pucillo, S.
    Whitty, S.
    Ernst, R.
    Chevobbe, S.
    Guyetant, S.
    Kuehnle, M.
    Huebner, M.
    Becker, J.
    Putzke-Roeming, W.
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2009, : 106 - +
  • [6] Design Methodology of the Heterogeneous Multi-core Processor With the Combination of Parallelized Multi-core Simulator and Common Register File-Based Instruction Set Extension Architecture
    Xia, Bingbing
    Qiao, Fei
    Yang, Huazhong
    Wang, Hui
    [J]. JOURNAL OF COMPUTERS, 2013, 8 (02) : 356 - 364
  • [7] Hierarchical Memory System Design for a Heterogeneous Multi-core Processor
    Guo, Jianjun
    Lai, Mingche
    Pang, Zhengyuan
    Huang, Libo
    Chen, Fangyuan
    Dai, Kui
    Wang, Zhiying
    [J]. APPLIED COMPUTING 2008, VOLS 1-3, 2008, : 1504 - 1508
  • [8] An Efficient Scheduling Methodology for Heterogeneous Multi-core Processor Systems
    Elhossini, Ahmed
    Huissman, John
    Debowski, Basil
    Areibi, Shawki
    Dony, Robert
    [J]. 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 475 - 478
  • [9] Heterogeneous Multi-Core System, synchronized by a Petri Processor on FPGA
    Pereyra, M.
    Gallia, N.
    Alasia, M.
    Micolini, O.
    [J]. IEEE LATIN AMERICA TRANSACTIONS, 2013, 11 (01) : 218 - 223
  • [10] Rationale for a 3D Heterogeneous Multi-core Processor
    Rotenberg, Eric
    Dwiel, Brandon H.
    Forbes, Elliott
    Zhang, Zhenqian
    Widialaksono, Randy
    Chowdhury, Rangeen Basu Roy
    Tshibangu, Nyunyi
    Lipa, Steve
    Davis, W. Rhett
    Franzon, Paul D.
    [J]. 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 154 - 168