Design of Dopingless GaN Nanowire FET with Low 'Q' for High Switching and RF Applications

被引:19
|
作者
Singh, Sarabdeep [1 ]
Raman, Ashish [1 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol, Dept Elect & Commun, VLSI Design Lab, Jalandhar 144011, Punjab, India
关键词
Charge plasma; Gallium nitride (GaN); Short Channel effects; Nanowire; GATE-STACKED ARCHITECTURE; FIELD-EFFECT TRANSISTOR; DUAL-MATERIAL; JUNCTIONLESS TRANSISTOR; MOSFET; PERFORMANCE;
D O I
10.1007/s12633-020-00912-5
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
The unique properties like wide band gap and high electron mobility makes GaN an interesting material to be used in building devices at the nanoscale in recent times. This paper first time proposed a charge plasma (CP) based dopingless gate all around (GAA) GaN Nanowire FET (NWFET) (CP-GaN). The advantages of CP device over junctionless (JL) in NWFET structure along with properties of GaN material, results in a highly efficient structure of CP-GaN. The CP-GaN is compared with JL-GaN and silicon counterparts of CP & JL. Results reveal that CP-GaN is showing outstanding performance as I-on of 3.95 x 10(-5) A, I-off of 5.36 x 10(-13) A and I-on/I-off of 7.37 x 10(7). The proposed device CP-GaN shows better performance than CP-Si based device. When compared with JL-GaN, CP-GaN shows 55% less DIBL. The figure of merit Q = g(m)/SS of 0.85 mu S/mu m-dec/mV, is highest for our proposed CP-GaN. This makes CP-GaN an attractive design to be explored for high switching & low voltage applications with reduced SCEs and lower thermal budget. The other design parameters viz. gate length, gate dielectric, gate and source/drain work functions, nanowire radius and interface trap charges effect are also investigated for further optimization of the proposed design.
引用
下载
收藏
页码:1297 / 1307
页数:11
相关论文
共 50 条
  • [1] Design of Dopingless GaN Nanowire FET with Low ‘Q’ for High Switching and RF Applications
    Sarabdeep Singh
    Ashish Raman
    Silicon, 2022, 14 : 1297 - 1307
  • [2] Analog/RF Performance Investigation of Dopingless FET for Ultra-Low Power Applications
    Sirohi, Ankit
    Sahu, Chitrakant
    Singh, Jawar
    IEEE ACCESS, 2019, 7 : 141810 - 141816
  • [3] Dopingless Extended Source TFET for Switching and Analog/RF Applications
    Joshi, Tripuresh
    Singh, Balraj
    Singh, Yashvir
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2024, 25 (05) : 571 - 576
  • [4] Design and sensitivity analysis of GAA nanowire dopingless FET based label free biosensor
    Solay, Leo Raj
    Kumar, Naveen
    Singh, Sarabdeep
    Amin, S. Intekhab
    Yuvaraja, Saravanan
    Anand, Sunny
    PHYSICA SCRIPTA, 2024, 99 (06)
  • [5] Vertical Dopingless Dual-Gate Junctionless FET for Digital and RF Analog Applications
    Aanchal Garg
    Balraj Singh
    Yashvir Singh
    Silicon, 2024, 16 : 2719 - 2728
  • [6] Vertical Dopingless Dual-Gate Junctionless FET for Digital and RF Analog Applications
    Garg, Aanchal
    Singh, Balraj
    Singh, Yashvir
    SILICON, 2024, 16 (06) : 2719 - 2728
  • [7] Design and Optimization of GaN Nanowire FET for Direct Coupled FET Logic Circuits
    Thakur R.R.
    Chaturvedi N.
    Materials Today: Proceedings, 2023, 80 : 2232 - 2235
  • [8] Investigation of Charge-plasma Based Dopingless Tunnel FET for Analog/RF and Linear Applications
    Sharma, Suruchi
    Basu, Rikmantra
    Kaur, Baljit
    SILICON, 2022, 14 (13) : 7701 - 7710
  • [9] Design and Simulation Analysis of Silicon Germanium Nanowire FET for Low Power Applications
    Singh, Mandeep
    Chaudhary, Tarun
    Raj, Balwinder
    SILICON, 2023, 15 (03) : 1491 - 1497
  • [10] Design and Simulation Analysis of Silicon Germanium Nanowire FET for Low Power Applications
    Mandeep Singh
    Tarun Chaudhary
    Balwinder Raj
    Silicon, 2023, 15 : 1491 - 1497