Simulation and optimization of strained Si1-xGex buried channel p-MOSFETs

被引:16
|
作者
Shi, ZH [1 ]
Chen, XD [1 ]
Onsongo, D [1 ]
Quinones, EJ [1 ]
Banerjee, SK [1 ]
机构
[1] Univ Texas, Ctr Microelect Res, Austin, TX 78712 USA
关键词
strained Si1-xGex; p-MOSFETs; buried channel; gate voltage operating window; submicron;
D O I
10.1016/S0038-1101(00)00031-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Deep submicron (0.35 mu m) strained Si1-xGex buried channel p-MOSFETs with a Ge concentration up to 50% were simulated using the MEDICI device simulator. A buried channel structure offers several benefits over a surface channel structure without a Si cap. Simulation results show that the maximum drain current increases monotonically with the Ge mole fraction. The drive current enhancement is more than 300% for Si-0.5 Ge-0.5 over Si. Subthreshold characteristics were analyzed for different Ge mole fractions in this study. The effects of Si cap layer thickness and Si1-xGex channel thickness on drive current and gate voltage operating window were analyzed. The simulation results show that the drive current is the highest when the Si1-xGex layer thickness is between 100 and 300 Angstrom and that Si1-xGex layer thickness can be as low as 50 Angstrom with less than 10% penalty in the drive current, For structures with a 50 Angstrom Si cap layer. (C) 2000 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1223 / 1228
页数:6
相关论文
共 50 条
  • [1] Understanding the improved performance of strained Si/Si1-xGex channel MOSFETs
    Roldan, JB
    Gamiz, F
    LopezVillanueva, JA
    Carceller, JE
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1997, 12 (12) : 1603 - 1608
  • [2] Short-channel effects in Si/Si1-xGex retrograde double quantum well p-MOSFETs
    Yousif, MYA
    Chretien, O
    Nur, O
    Willander, M
    [J]. SOLID-STATE ELECTRONICS, 1999, 43 (05) : 969 - 976
  • [3] Optimization of p-MOSFETs featuring uniaxial stress induced by Si1-xGex source/drain and SDE
    Yuan, Jiahui
    Zhu, Guangping
    Wang, Jinpeng
    Zou, Jianping
    Tian, Lilin
    [J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 119 - 122
  • [4] Strained Ge channel p-type MOSFETs fabricated on Si1-XGeX/Si virtual substrates
    Lee, MJL
    Leitz, CW
    Cheng, ZY
    Pitera, AJ
    Taraschi, G
    Antoniadis, DA
    Fitzgerald, EA
    [J]. MATERIALS ISSUES IN NOVEL SI-BASED TECHNOLOGY, 2002, 686 : 39 - 43
  • [5] Strained-Si channel heterojunction p-MOSFETS
    Armstrong, GA
    Maiti, CK
    [J]. SOLID-STATE ELECTRONICS, 1998, 42 (04) : 487 - 498
  • [6] Estimation of hole mobility in strained Si1-xGex buried channel heterostructure PMOSFET
    Kar, GS
    Ray, SK
    Kim, T
    Banerjee, SK
    Chakrabarti, NB
    [J]. SOLID-STATE ELECTRONICS, 2001, 45 (05) : 669 - 676
  • [7] High electron mobility in strained Si channel of Si1-xGex/Si/Si1-xGex heterostructure with abrupt interface
    Sugii, N
    Nakagawa, K
    Kimura, Y
    Yamaguchi, S
    Miyao, M
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1998, 13 (8A) : A140 - A142
  • [8] Simulation of Nanoscale Dual-channel Strained Si/Strained Si1-yGey/Relaxed Si1-xGex PMOSFET
    Thien, Yu Chan
    Kang, Eng Siew
    Ismail, Razali
    [J]. 2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2012, : 97 - 101
  • [9] Study of Strained-Si/SiGe Channel p-MOSFETs Using TCAD
    Das, Sanghamitra
    Dash, Tara Prasanna
    Nanda, Rajib Kumar
    Maiti, C. K.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING & COMMUNICATION SYSTEMS, MCCS 2015, 2018, 453 : 181 - 188
  • [10] Quantum Mechanical Effects on the Threshold Voltage of Nanoscale Dual Channel Strained Si/Strained Si1-yGey/Relaxed Si1-xGex MOSFETs
    EngSiew, Kang
    Anwar, Sohail
    Ismail, Razali
    [J]. JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2013, 10 (05) : 1231 - 1235