A Mixed Mode Background Calibration Technique for Pipeline ADCs

被引：0
|
作者：
Sobhi, Jafar [1 ]
Kanani, Ziaeddin Kuzeh [1 ]
Tahmasebi, Ahamad [2 ]
Yousefi, Mousa [2 ]
机构：
[1] Univ Tabriz, Dept Elect Engn, Tabriz, Iran
[2] Islamic Azad Univ, Sarab Branch, Sarab, Iran
来源：
ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6 | 2009年
关键词：
Analog-to-digital converter (ADC); pipeline; calibration; reference ADC; TO-DIGITAL CONVERTERS; A/D CONVERTER; CMOS; 15-B;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes a mixed mode background calibration technique for pipeline analog-to-digital converter (ADC). The proposed calibration scheme uses an insignificant, low-speed, low-power, high-resolution Sigma-Delta ADC to determine error in digital domain. The calibration technique calibrates capacitor mismatch as well as finite opamp dc gain, while the digital redundancy compensates for comparator offset.
引用
收藏
页码：2443 / +
页数：2
相关论文
共 50 条
  • [31] Noisy signal based background technique for gain error correction in pipeline ADCs
    Ginés, AJ
    Peralías, EJ
    Rueda, A
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (01): : 53 - 63
  • [32] DIGITAL BACKGROUND CALIBRATION FOR PIPELINED ADCS
    Shi, Kun
    Redfern, Arthur J.
    2013 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2013, : 2766 - 2769
  • [33] A Survey on Digital Background Calibration of ADCs
    Gines, Antonio J.
    Peralias, Eduardo J.
    Rueda, Adoracion
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 101 - 104
  • [34] A code-pattern-driven digital background calibration technique for SAR ADCs
    Haowei Lu
    Zhenghao Lu
    Xinjie Wu
    Yuyan Liu
    Xiaopeng Yu
    Analog Integrated Circuits and Signal Processing, 2022, 113 : 1 - 8
  • [35] A code-pattern-driven digital background calibration technique for SAR ADCs
    Lu, Haowei
    Lu, Zhenghao
    Wu, Xinjie
    Liu, Yuyan
    Yu, Xiaopeng
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 113 (01) : 1 - 8
  • [36] A background calibration technique for multibit/stage pipelined and time-interleaved ADCs
    El-Sankary, Kamal
    Sawan, Mohamad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (06) : 448 - 452
  • [37] A Signal-Independent Background Calibration Technique for Time-Interleaved ADCs
    Wenli Xu
    Zihao Du
    Shenglong Zhuo
    Lei Qiu
    Circuits, Systems, and Signal Processing, 2025, 44 (2) : 797 - 811
  • [38] Split ADC digital background calibration for high speed SHA-less pipeline ADCs
    Adel, Hussein
    Sabut, Marc
    Petigny, Roger
    Louerat, Marie-Minerve
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1143 - 1146
  • [39] Full calibration digital techniques for pipeline ADCs
    Ginés, AJ
    Peralías, EJ
    Rueda, A
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1976 - 1979
  • [40] Digital background calibration technique for pipelined SAR ADCs with detect-and-switching algorithm
    Zhang, Lizhen
    Han, Shanshan
    Huang, Linlin
    Wu, Jianhui
    ELECTRONICS LETTERS, 2020, 56 (11) : 533 - 535
12345