A Mixed Mode Background Calibration Technique for Pipeline ADCs

被引：0

作者：

Sobhi, Jafar ^{[1
]}

Kanani, Ziaeddin Kuzeh ^{[1
]}

Tahmasebi, Ahamad ^{[2
]}

Yousefi, Mousa ^{[2
]}

机构：

[1] Univ Tabriz, Dept Elect Engn, Tabriz, Iran

[2] Islamic Azad Univ, Sarab Branch, Sarab, Iran

来源：

ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6 | 2009年

关键词：

Analog-to-digital converter (ADC); pipeline; calibration; reference ADC; TO-DIGITAL CONVERTERS; A/D CONVERTER; CMOS; 15-B;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a mixed mode background calibration technique for pipeline analog-to-digital converter (ADC). The proposed calibration scheme uses an insignificant, low-speed, low-power, high-resolution Sigma-Delta ADC to determine error in digital domain. The calibration technique calibrates capacitor mismatch as well as finite opamp dc gain, while the digital redundancy compensates for comparator offset.

引用

页码：2443 / +

页数：2

共 50 条

[1] A Simple Background Interstage Gain Calibration Technique for Pipeline ADCs
Tahmasebi, A.
Kamali, A.
Kanani, Z. D. Koozeh
Sobhi, J.
PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL ACQUISITION AND PROCESSING, 2009, : 221 - +
[2] A Simple Background Interstage Gain Calibration Technique for Pipeline ADCs
Sobhi, Jafar
Kanani, Ziaeddin Koozeh
Tahmasebi, Ahmad
Yousefi, Mousa
ECTI-CON: 2009 6TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 479 - +
[3] Novel Swapping Technique for Background Calibration of Capacitor Mismatching in Pipeline ADCs
Gines, Antonio J.
Peralias, Eduardo J.
Rueda, Adoracion
SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 21 - 26
[4] Background calibration of bit weights in pipeline ADCs using a counteracting dither technique
Sun, Jie
Zhou, Yuan
Li, Xin
ELECTRONICS LETTERS, 2020, 56 (10) : 478 - +
[5] Digital background calibration technique for pipeline ADCs with multi-bit stages
Ginés, AJ
Peralias, EJ
Rueda, A
16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 317 - 322
[6] Background Digital Calibration of Comparator Offsets in Pipeline ADCs
Gines, Antonio Jose
Peralias, Eduardo
Rueda, Adoracion
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) : 1345 - 1349
[7] A novel queueing architecture for background calibration of pipeline ADCs
Savla, A
Leonard, J
Ravindran, A
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 65 - 68
[8] A New Technique for Background Calibration of Pipelined ADCs
Mohammadi, Meysam
Alipour, Amir
Aghdam, Esmaeil N.
Sadeghipour, Khosrov D.
2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
[9] A Background Calibration Technique for Fully Dynamic Flash ADCs
Shu, Yun-Shiang
Tsai, Jui-Yuan
Chen, Ping
Lo, Tien-Yu
Chiu, Pao-Cheng
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[10] A Background Calibration Technique for Fully Dynamic Flash ADCs
Shu, Yun-Shiang
Tsai, Jui-Yuan
Chen, Ping
Lo, Tien-Yu
Chiu, Pao-Cheng
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,

← 1 2 3 4 5 →