共 6 条
- [3] Design of a 100-MHz 10-mW 3-V sample-and-hold amplifier in digital bipolar technology IEEE J Solid State Circuits, 7 (724-730):
- [5] A 200 MHz 4.8 mW 3 V Fully Differential CMOS Sample-and-Hold Circuit with Low Hold Pedestal Analog Integrated Circuits and Signal Processing, 2005, 45 : 37 - 46