Substrate and ground noise interactions in mixed-signal circuits

被引:8
|
作者
Salman, Emre [1 ]
Friedman, Eby G. [1 ]
Secareami, Radu M. [2 ]
机构
[1] Univ Rochester, Dept Elect & Comp Engn, 601 Elmwood Ave, Rochester, NY 14627 USA
[2] Freescale Semicond, MMSTL, Tempe, AZ 85284 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/SOCC.2006.283901
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The interaction of the substrate with the inductive on-chip ground distribution network is analyzed in this paper. A transistor level approach is presented to illustrate the effects of the substrate on ground noise. The substrate can have a significant effect on ground noise due to the inductance of the ground lines. For a CMOS inverter, the substrate can reduce negative peak ground noise by 49% during the high-to-low output transition. The substrate, however, increases the positive peak ground noise by 72% during the low-to-high output transition. The effect of the substrate should therefore not be neglected if the inductance of the on-chip ground distribution network is nonnegligible. Furthermore, conventional triangle or trapezoid type current demand estimations of the nonlinear circuits are shown to be significantly inaccurate if the ground lines exhibit inductive behavior.
引用
收藏
页码:293 / +
页数:2
相关论文
共 50 条
  • [1] Substrate noise coupling in mixed-signal integrated circuits
    Shi, Yibing
    Chen, Guangju
    Wang, Houjun
    Dianzi Keji Daxue Xuebao/Journal of University of Electronic Science and Technology of China, 2000, 29 (02): : 174 - 177
  • [2] Estimation and suppression of substrate noise in mixed-signal integrated circuits
    Kumar, G
    Proceedings of the IEEE INDICON 2004, 2004, : 542 - 545
  • [3] Placement of substrate contacts to minimize substrate noise in mixed-signal integrated circuits
    Secareanu, RM
    Warner, S
    Seabridge, S
    Burke, C
    Watrobski, TE
    Morton, C
    Staub, W
    Tellier, T
    Friedman, EG
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 28 (03) : 253 - 264
  • [4] Placement of Substrate Contacts to Minimize Substrate Noise in Mixed-Signal Integrated Circuits
    Radu M. Secareanu
    Scott Warner
    Scott Seabridge
    Cathie Burke
    Thomas E. Watrobski
    Christopher Morton
    William Staub
    Thomas Tellier
    Eby G. Friedman
    Analog Integrated Circuits and Signal Processing, 2001, 28 : 253 - 264
  • [5] High-level simulation of substrate noise in mixed-signal integrated circuits
    Shanthi, M. J.
    Swamy, M. N. Shanmukha
    Gurumurthy, K. S.
    Kim, Bruce
    PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 74 - +
  • [6] GALS Partitioning Methodology for Substrate Noise Reduction in Mixed-Signal Integrated Circuits
    Babic, Milan
    Zeidler, Steffen
    Krstic, Milos
    2016 22ND IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2016, : 67 - 74
  • [7] Efficient modelling of electromagnetically coupled substrate noise in mixed-signal integrated circuits
    Singh, R
    Sali, S
    Woo, WL
    JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS, 2002, 16 (03) : 319 - 343
  • [8] Substrate noise coupling in mixed-signal ICs
    Mahin, MM
    Yuan, JS
    Whittakar, A
    Chian, M
    Ports, K
    PROCEEDINGS IEEE SOUTHEASTCON '98: ENGINEERING FOR A NEW ERA, 1998, : 166 - 169
  • [9] Methodology for placing localized guard rings to reduce substrate noise in mixed-signal circuits
    Salman, Emre
    Friedman, Eby G.
    PRIME: 2008 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PROCEEDINGS, 2008, : 85 - 88
  • [10] A design experiment for measurement of the spectral content of substrate noise in mixed-signal integrated circuits
    van Heijningen, M
    Compiet, J
    Wambacq, P
    Donnay, S
    Bolsens, I
    1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 27 - 32