共 50 条
- [41] Design methodology for partial dynamic reconfiguration: a new degree of freedom in the HW/SW codesign [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3524 - 3531
- [42] Formal verification of digital systems, from ASICs to HW/SW codesign - a pragmatic approach [J]. COMPUTER AIDED VERIFICATION, 1997, 1254 : 3 - 6
- [45] A Moving Window Architecture for a HW/SW Codesign Based Canny Edge Detection for FPGA [J]. 2012 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2012, : 393 - 396
- [47] Cluster-based Prototype Learning System for Multiple Applications with Flexible HW/SW Codesign [J]. 2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), 2012, : 416 - 419
- [48] Timing-driven HW/SW codesign based on task structuring and process timing simulation [J]. PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 203 - 207
- [49] A Methodology for Predicting Application-specific Achievable Memory Bandwidth for HW/SW-Codesign [J]. 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 533 - 537
- [50] HW-SW Codesign of a Positioning System. From UML to Implementation Case Study [J]. 2016 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS 2016), 2016, : 195 - 200