Castor 1.0, a VLSI analog-digital circuit for pixel imaging applications

被引:23
|
作者
Colledani, C
Comes, G
Dulinski, W
Hu, Y
Loddo, F
Turchetta, R
Bonvicini, V
Castelli, E
Pontoni, D
Prest, M
Rashevsky, A
Vacchi, A
机构
[1] UNIV STRASBOURG 1,IN2P3,LEPSI,F-67037 STRASBOURG 23,FRANCE
[2] IST NAZL FIS NUCL,TRIESTE,ITALY
关键词
pixel; imaging; VLSI; mixed circuits; low noise;
D O I
10.1016/S0168-9002(97)00607-4
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
We present a VLSI CMOS-mixed analog-digital circuit for high-rate pixel X-ray imaging applications. It consists of 32 channels at 80 mu m pitch. The total die size is 3.7 x 14 mm(2). Each channel features: a low-noise charge preamplifier, a CR-RC shaper, a buffer, a threshold discriminator and a 16-bit binary counter. The readout is done serially on a tri-state buffer. The main parameters of the analog part are: shaping time of 850 ns at 5 pF input capacitance, gain of 180 mV/fC, ENC (e(-) rms) = 60 + 17 C-d (pF) and a power consumption of 3.8 W/channel. The counting rate is limited by the analog part to around 100 kHz/channel for 1 fC charge pulses. Due to the parallelism of the circuit, photon rate in the order of 1 GHz/cm(2) can be measured for a pixel size of the order of 200 x 200 mu m(2). The parameters of the circuit were optimised for the Syrmep experiment, an R&D project in digital mammography. The circuit was produced in 1.2 mu m CMOS technology by AMS (Austria). Characterisation of the circuit, as well as first-imaging results of the circuit connected to microstrips or pixel detectors are presented. They show the circuit works according to specification and can be used for imaging applications.
引用
收藏
页码:435 / 442
页数:8
相关论文
共 50 条
  • [31] A VLSI convolutional neural network for image recognition using merged/mixed analog-digital architecture
    Korekado, K
    Morie, T
    Nomura, O
    Ando, H
    Nakano, T
    Matsugu, M
    Iwata, A
    JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2004, 15 (3-4) : 173 - 179
  • [32] Improvement of high resistivity substrate for future mixed analog-digital applications
    Ohguro, T
    Kojima, K
    Momose, HS
    Nitta, S
    Fukuda, T
    Enda, T
    Toyoshima, Y
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 158 - 159
  • [33] Digital circuit techniques for mixed analog/digital circuits applications
    Saez, RTL
    Kayal, M
    Declercq, M
    Schneider, MC
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 956 - 959
  • [34] Simple Analog-Digital Circuit for Motion Detection and Its Application to Target Tracking System
    Yamamoto, Takuya
    Nishio, Kimihiro
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON ARTIFICIAL LIFE AND ROBOTICS (AROB 16TH '11), 2011, : 785 - 788
  • [35] A CMOS ANALOG-DIGITAL INTEGRATED-CIRCUIT FOR CHARGED-PARTICLE SPECTRUM MEASUREMENTS
    PASCHALIDIS, NP
    ANDREOU, AG
    SARRIS, ET
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1993, 40 (04) : 1313 - 1318
  • [36] Pixel Circuit Optimization for Imaging Applications Using Integrated Circuit Technologies
    Venter, Johan
    Sinha, Saurabh
    2011 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONIC SYSTEMS (COMCAS 2011), 2011,
  • [37] Simple analog-digital motion detection circuit and its application to target tracking systems
    Nishio, Kimihiro
    Yamamoto, Takuya
    ARTIFICIAL LIFE AND ROBOTICS, 2011, 16 (01) : 57 - 60
  • [38] A general purpose design-for-test methodology at the analog-digital boundary of mixed-signal VLSI
    Verfaillie, J
    Haspeslagh, D
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (1-2): : 109 - 115
  • [39] High Performance CMOS Transconductor for Mixed-Signal Analog-Digital Applications
    Ali Assi
    Mohamad Sawan
    Analog Integrated Circuits and Signal Processing, 1999, 19 : 303 - 317
  • [40] General purpose design-for-test methodology at the analog-digital boundary of mixed-signal VLSI
    Verfaillie, Johan
    Haspeslagh, Didier
    Journal of Electronic Testing: Theory and Applications (JETTA), 1996, 9 (1-2): : 109 - 115