CMOS floating gate defect detection using IDDQ test with DC power supply superposed by AC component

被引:2
|
作者
Michinishi, H [1 ]
Yokohira, T [1 ]
Okamoto, T [1 ]
Kobayashi, T [1 ]
Hondo, T [1 ]
机构
[1] Okayama Univ Sci, Fac Engn, Okayama, Japan
关键词
D O I
10.1109/ATS.2002.1181747
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In this paper, we propose a new I-DDQ test method for detecting floating gate defects in CMOS ICs. In the method, unusual increase of the supply current caused by defects is promoted by superposing an AC component on the DC power supply. Feasibility of the test is examined by some experiments on four DUTs with an intentionally caused defect. The results showed that our method could detect clearly all the defects, one of which may be detected by neither any functional logic test nor any conventional IDDQ test.
引用
收藏
页码:417 / 422
页数:6
相关论文
共 37 条
  • [1] CMOS floating gate defect detection using supply current test with DC power supply superposed by AC component
    Michinishi, H
    Yokohira, T
    Okamoto, T
    Kobayashi, T
    Hondo, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 551 - 556
  • [2] ELECTRICAL MODEL OF THE FLOATING-GATE DEFECT IN CMOS ICS - IMPLICATIONS ON IDDQ TESTING
    CHAMPAC, VH
    RUBIO, A
    FIGUERAS, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (03) : 359 - 369
  • [3] Improvement of detectability for CMOS floating gate defects in supply current test
    Michinishi, H
    Yokohira, T
    Okamoto, T
    Kobayashi, T
    Hondo, T
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 406 - 409
  • [4] CMOS open defect detection by supply current test
    Hashizume, M
    Ichimiya, M
    Yotsuyanagi, H
    Tamesada, T
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 509 - 513
  • [5] Test pattern generation for CMOS open defect detection by supply current testing under AC electric field
    Yotsuyanagi, H
    Iwakiri, T
    Hashizume, M
    Tamesada, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (12): : 2666 - 2673
  • [6] Analogue Diagnosis of CMOS Floating Gate Defect (FGD) Using Genetic Algorithms (GAs)
    Chiew, Wong Yan
    Radzi, Syafeeza Binti Ahmad
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 414 - 417
  • [7] Performance of CMOS and floating-gate full-adders circuits at subthreshold power supply
    Alfredsson, Jon
    Aunet, Snorre
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 536 - +
  • [8] QUIESCENT POWER-SUPPLY CURRENT MEASUREMENT FOR CMOS IC DEFECT DETECTION
    HAWKINS, CF
    SODEN, JM
    FRITZEMEIER, RR
    HORNING, LK
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1989, 36 (02) : 211 - 218
  • [9] Widely Applicable Floating Power Supply for Gate Drivers Using Capacitive Isolation
    Omura, Tessen
    Natori, Kenji
    Sato, Yukihiko
    IEEJ JOURNAL OF INDUSTRY APPLICATIONS, 2022, 11 (02) : 621 - 630
  • [10] Widely applicable floating power supply for gate drivers using capacitive isolation
    Omura T.
    Natori K.
    Sato Y.
    IEEJ Transactions on Industry Applications, 2021, 141 (08) : 621 - 630