Constrained Optimization of CMOS Analog Circuits via All-Inversion Region MOS Model

被引:0
|
作者
Goswami, Magnanil [1 ]
Kundu, Sudakshina [1 ]
机构
[1] West Bengal Univ Technol, Dept CSE & IT, Kolkata, India
关键词
All-inversion region MOS model; Analog integrated circuit; Design constraint; Orthogonal-convex optimization; TRANSISTOR MODEL; OP-AMP; DESIGN;
D O I
10.1007/978-81-322-2274-3_44
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we furnish a novel approach of design automation and optimization of CMOS analog integrated circuits. This method offers an effective amalgamation between the principles of orthogonal-convex optimization and the all-inversion region MOS transistor model. We have observed that the constituting equations of the all-inversion region MOS model share great resemblance with the standard representation of orthogonal-convex functions. Therefore, these design equations, emerging from various device and circuit specifications can be modelled as the constraints of an orthogonal-convex optimization problem and can be evaluated automatically to ensure a globally optimal solution over a range of design scenarios. Additionally, there is a provision for design feasibility analysis with this semi-empirical approach.
引用
收藏
页码:395 / 405
页数:11
相关论文
共 50 条
  • [1] Constrained Low-Power CMOS Analog Circuit Design via All-Inversion Region MOS Model
    Goswami, Magnanil
    Kundu, Sudakshina
    2014 IEEE Fourth International Conference on Consumer Electronics Berlin (ICCE-Berlin), 2014, : 277 - 278
  • [2] All-inversion region gm/ID methodology for RF circuits in FinF'FT technologies
    Fiorelli, Rafaella
    Nunez, Juan
    Silveira, Fernando
    2018 16TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2018, : 170 - 173
  • [3] Operation of analog MOS circuits in the weak or moderate inversion region
    Comer, DJ
    Comer, DT
    IEEE TRANSACTIONS ON EDUCATION, 2004, 47 (04) : 430 - 435
  • [4] Influence of the operating regimes of MOS transistors on the sizing and optimization of CMOS analog integrated Circuits
    Lberni, Abdelaziz
    Sallem, Amin
    Marktani, Malika Alami
    Masmoudi, Nouri
    Ahaitouf, Abdelaziz
    Ahaitouf, Ali
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 143
  • [5] IMPROVED ACCURACY IN THE SIMULATION OF CMOS ANALOG CIRCUITS BY MEANS OF AN ENHANCED COMPACT MOS MODEL
    CLAESSEN, U
    MULLER, GE
    LEMAITRE, B
    ZAPF, HL
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 139 - 147
  • [6] Circuit Model for Statistical Method Based Reliability Estimation of MOS Transistors and Analog CMOS Circuits
    Kuntman, Ayten
    Kuntman, Hakan
    2018 7TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (TRENDS AND FUTURE DIRECTIONS) (ICRITO) (ICRITO), 2018, : 101 - 112
  • [7] CMOS ANALOG INTEGRATED-CIRCUITS BASED ON WEAK INVERSION OPERATION
    VITTOZ, E
    FELLRATH, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (03) : 224 - 231
  • [8] Printer model inversion by constrained optimization
    Cholewo, TJ
    COLOR IMAGING: DEVICE-INDEPENDENT COLOR, COLOR HARDCOPY, AND GRAPHIC ARTS V, 2000, 3963 : 349 - 357
  • [9] Inversion-Coefficient-Aware Yield Optimization of Analog Circuits
    Burcea, Florin
    Graeb, Helmut
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 193 - 196
  • [10] Optimization of CMOS Analog Circuits Using Sine Cosine Algorithm
    Majeed, M. A. Mushahhid
    Rao, Patri Srihari
    2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,