Electromigration in width transition copper interconnect

被引：1

作者：

Roy, Arijit ^{[1
]}

Hou, Yuejin ^{[2
]}

Tan, Cher Ming ^{[2
]}

机构：

[1] W Bengal State Univ, Dept Elect, Kolkata 700126, India

[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore

来源：

MICROELECTRONICS RELIABILITY | 2009年 / 49卷 / 9-11期

关键词：

RELIABILITY;

D O I：

10.1016/j.microrel.2009.06.038

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Electromigration (EM) experiments are conducted for submicron dual damascene copper interconnects with width transition. The direction of electron flow (from narrow-to-wide segment and wide-to-narrow segment) and the ratio of lengths (e.g. ratio of narrow-to-wide segment lengths) are found to be significant factors in determining the life-time of such interconnects. About 69% shorter EM life-time is obtained for the case of electron flow from narrow-to-wide segment, and thus to avoid over estimation of EM life-time of such interconnect system, the direction of the electron flow should be chosen appropriately in the reliability assessment. On the other hand, it is found that the width transition location is not the failure site, and finite element model is presented to explain the experimental findings. (C) 2009 Elsevier Ltd. All rights reserved.

引用

页码：1086 / 1089

页数：4

共 50 条

[31] Electromigration-Aware Interconnect Design
Sapatnekar, Sachin S.
PROCEEDINGS OF THE 2019 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD '19), 2019, : 83 - 90
[32] Electromigration saturation in a simple interconnect tree
Hau-Riege, SP
Thompson, CV
JOURNAL OF APPLIED PHYSICS, 2000, 88 (05) : 2382 - 2385
[33] Effect of interface strength on electromigration-induced inlaid copper interconnect degradation: Experiment and simulation
Zschech, E
Engelmann, HJ
Meyer, MA
Kahlert, V
Vairagar, AV
Mhaisalkar, SG
Krishnamoorthy, A
Yan, MY
Tu, KN
Sukharev, V
ZEITSCHRIFT FUR METALLKUNDE, 2005, 96 (09): : 966 - 971
[34] Copper interconnect electromigration behaviors in various structures and lifetime improvement by cap/dielectric interface treatment
Lin, MH
Lin, YL
Chang, KP
Su, KC
Wang, TH
MICROELECTRONICS RELIABILITY, 2005, 45 (7-8) : 1061 - 1078
[35] Physically-based simulation of electromigration induced failures in copper dual-damascene interconnect
Sukharev, V
ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 225 - 230
[36] Effect of Passivation and Mechanical Constraint on Electromigration in Interconnect
Cui, Zhen
Fan, Xuejun
Zhang, Guoqi
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1327 - 1331
[37] Interconnect damage by electromigration: Experiment and numerical simulation
Huang, JM
Yang, W
Zhao, ZJ
ACTA MATERIALIA, 1998, 47 (01) : 89 - 99
[38] Electromigration in submicron interconnect features of integrated circuits
Ceric, H.
Selberherr, S.
MATERIALS SCIENCE & ENGINEERING R-REPORTS, 2011, 71 (5-6): : 53 - 86
[39] Modeling and experimental characterization of electromigration in interconnect trees
Thompson, CV
Hau-Riege, SP
Andleigh, VK
STRESS INDUCED PHENOMENA IN METALLIZATION, 1999, 491 : 62 - 73
[40] Effect of VLSI interconnect layout on electromigration performance
Atakov, EM
Sriram, TS
Dunnell, D
Pizzanello, S
1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, : 348 - 355

← 1 2 3 4 5 →