IP Protection Platform Based on Watermarking Technique

被引：0
|
作者：
Du, Yun [1 ]
Ding, Yangshuo [1 ]
Chen, Yujie [1 ]
Gao, Zhiqiang [1 ]
机构：
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
来源：
ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2 | 2009年
关键词：
Watermarking; IP; protection; netlist; layout;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Intellectual property (IP) block reuse is becoming the mainstream of System-on-Chip (SOC) design. However, the trade of IP blocks poses significant high security risks. Consequently IP protection becomes sensitive and urgent. In this paper, DesignMarker platform used for IP protection is proposed, which is based on watermarking technique. Both netlist-level watermarking module and layout-level watermarking module are integrated with this platform. Through this platform, watermarking message can be embedded into IP at netlist-level or layout-level with few overhead costs. What's more, the platform can be extended and improved with new watermarking modules.
引用
收藏
页码：287 / 290
页数：4
相关论文
共 50 条
  • [21] An improved SVD-based watermarking technique for copyright protection
    Run, Ray-Shine
    Horng, Shi-Jinn
    Lai, Jui-Lin
    Kao, Tzong-Wang
    Chen, Rong-Jian
    EXPERT SYSTEMS WITH APPLICATIONS, 2012, 39 (01) : 673 - 689
  • [22] A block based wavelet watermarking technique for copyright protection and authentication
    El-Khamy, SE
    Lotfy, MI
    Sadek, RA
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 90 - 93
  • [23] Testing based SoC/VLSI IP identification and protection platform
    Fan, Yu-Cheng
    Chiang, Arvin
    Sung, Da-Cheng
    Chi, Tsung-Chen
    Jiang, Jiyin-Chang
    Hsieh, Yin-Te
    Shen, Jan-Hung
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 651 - +
  • [24] Netlist-Level IP Protection by Watermarking for LUT-Based FPGAs
    Schmid, Moritz
    Ziener, Daniel
    Teich, Juergen
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 209 - 216
  • [25] IP protection for VLSI designs via watermarking of routes
    Narayan, N
    Newbould, RD
    Carothers, JD
    Rodriguez, JJ
    Holman, WT
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 406 - 410
  • [26] Hardware IP Protection Using Logic Encryption and Watermarking
    Karmakar, Rajit
    Chattopadhyay, Santanu
    2020 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2020,
  • [27] A Fragile Watermarking Technique for Fingerprint Protection
    Subashini, V. J.
    Poornachandra, S.
    Ramakrishnan, M.
    2013 IEEE RECENT ADVANCES IN INTELLIGENT COMPUTATIONAL SYSTEMS (RAICS), 2013, : 322 - 326
  • [28] The design and application of a music copyright protection platform based on audio digital watermarking
    Wen Yang
    Li Yifei
    Yin Dehui
    Yuan Yuan
    Li Bingfa
    WAVELET ACTIVE MEDIA TECHNOLOGY AND INFORMATION PROCESSING, VOL 1 AND 2, 2006, : 445 - +
  • [29] A DWT-SVD Based Digital Watermarking Technique for Copyright Protection
    Shah, Prasanna
    Meenpal, Toshanlal
    Sharma, Ankit
    Gupta, Vivek
    Kotecha, Amit
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [30] A robust error control coding-based watermarking algorithm for FPGA IP protection
    Liu, Zhenyu
    Su, Xin
    Zhang, Dafang
    Long, Jing
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2020, 13 (02) : 209 - 220
12345