共 50 条
- [44] MODELING PROGRAMMABLE LOGIC CONTROLLERS FOR LOGIC VERIFICATION [J]. IEEE CONTROL SYSTEMS MAGAZINE, 1994, 14 (02): : 53 - 59
- [45] Design scattered logic on the programmable logic devices [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1997, (01): : 57 - 64
- [46] FORMAL LOGIC SYNTHESIS FOR PROGRAMMABLE LOGIC ARRAY [J]. ELECTRONIC ENGINEERING, 1976, 48 (583): : 53 - 56
- [47] Design scattered logic on the programmable logic devices [J]. Avtomatika i Vychislitel'naya Tekhnika, (01): : 57 - 64
- [48] LOGIC DESIGN OF PROGRAMMABLE LOGIC-ARRAYS [J]. IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (09) : 609 - 617
- [50] Future directions for programmable logic [J]. ELECTRONIC ENGINEERING, 1998, 70 (854): : 59 - 59