Fault-tolerant evolvable hardware using FPGAs

被引:0
|
作者
Wu Huicong [1 ]
Song Xuejun [1 ]
Liu Shanghe [1 ]
Zhao Qiang [1 ]
机构
[1] Shijiazhuang Mech Engn Coll, Electrostat & Electromagnet Protect Res Inst, Shijiazhuang 050003, Peoples R China
关键词
evolvable hardware (EHW); fault tolerance; field-programmable transistor arrays (FPTAs);
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In extreme environment, the circuit system is bombarded by harmful radiation and will be damaged. The traditional Fault-Tolerance methods cannot deal well with the recovery I requirement. Evolvable Hardware (EHW) is an alternative method for logic design and EHW can change its architecture and behaviour dynamically and autonomously according to the outer environment. The paper looks for ways of increasing the circuit's reliability with the help of evolutionary techniques and proposes the use of EHW in the Triple Modular Redundancy (TMR) fault-tolerant circuit design to achieve Evolutionary Fault Repair TMR fault-tolerance circuit. This kind of circuit design can realize self-repair fault-tolerance function and it is applicable to the high-reliability and uninterrupted system in the extreme environment such as space radiation and higher temperature.
引用
收藏
页码:950 / 953
页数:4
相关论文
共 50 条
  • [21] Designing fault-tolerant techniques for SRAM-based FPGAs
    Kastensmidt, FGD
    Neuberger, G
    Hentschke, RF
    Carro, L
    Reis, R
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (06): : 552 - 562
  • [22] A Comparison of Fault-Tolerant Memories in SRAM-Based FPGAs
    Rollins, Nathaniel
    Fuller, Megan
    Wirthlin, Michael J.
    [J]. 2010 IEEE AEROSPACE CONFERENCE PROCEEDINGS, 2010,
  • [23] A comparison of TMR with alternative fault-tolerant design techniques for FPGAs
    Morgan, Keith S.
    McMurtrey, Daniel L.
    Pratt, Brian H.
    Wirthlin, Michael J.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) : 2065 - 2072
  • [24] Toward hardware redundant, fault-tolerant logic for nanoelectronics
    Han, J
    Gao, JB
    Jonker, P
    Qi, Y
    Fortes, JAB
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (04): : 328 - 339
  • [25] Fault-tolerant Embedded Control Systems for Unreliable Hardware
    Goswami, Dip
    Mueller-Gritschneder, Daniel
    Basten, Twan
    Schlichtmann, Ulf
    Chakraborty, Samarjit
    [J]. 2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 464 - 467
  • [26] DESIGN AND EVALUATION OF A FAULT-TOLERANT MULTIPROCESSOR USING HARDWARE RECOVERY BLOCKS - COMMENTS
    CICIANI, B
    CANTONE, G
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (09) : 1336 - 1337
  • [27] Universal fault-tolerant quantum computation using fault-tolerant conversion schemes
    Luo, Lan
    Ma, Zhi
    [J]. NEW JOURNAL OF PHYSICS, 2019, 21 (08)
  • [28] Comparison of Fault-Tolerant Fabless CLBs In SRAM-based FPGAs
    Ben Dhia, Arwa
    Naviner, Lirida
    Matherat, Philippe
    [J]. 2013 14TH IEEE LATIN-AMERICAN TEST WORKSHOP (LATW2013), 2013,
  • [29] A New Fault-Tolerant Architecture for CLBs in SRAM-based FPGAs
    Ben Dhia, Arwa
    Naviner, Lirida
    Matherat, Philippe
    [J]. 2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 761 - 764
  • [30] Evaluation of fault-tolerant designs implemented on SRAM-Based FPGAs
    Asadi, G
    Mirema, SG
    Zarandi, HR
    Ejlali, A
    [J]. 10TH IEEE PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2004, : 327 - 332