A Reduced Memory MPEG-2 Decoder for Compressed HD Video

被引：0

作者：

Nie, Zhengang ^{[1
]}

Komura, Taku ^{[2
]}

机构：

[1] Beijing Inst Technol, Sch Informat & Elect, Beijing, Peoples R China

[2] Univ Edinburgh, Sch Informat, Edinburgh, Midlothian, Scotland

来源：

2016 3RD INTERNATIONAL CONFERENCE ON SYSTEMS AND INFORMATICS (ICSAI) | 2016年

关键词：

MPEG-2; decoder; reduced-memory; HD; video visual quality; FRAME-RECOMPRESSION ALGORITHM; CODEC; ENGINE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

To cope with demands of decoding MPEG-2 HD streams on mobile platforms, a new reduced memory decoder design is proposed. Compared to the two traditional decoder designs, the new reduced memory can decode HD streams directly to demanded picture size with reduced half memory. All the test results show that, by using proposed reducedmemory design, it is possible to reduce bandwidth requirement significantly while maintain good video visual quality.

引用

页码：954 / 958

页数：5

共 50 条

[21] Algorithms of special effects operation in MPEG-2 compressed video
Institute of Image Communication and Processing, Shanghai Jiaotong University, Shanghai 200030, China
[J]. Jisuanji Gongcheng, 2006, 8 (9-11+22):
[22] HIERARCHICAL DECODER FOR MPEG COMPRESSED VIDEO DATA
SUN, H
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (03) : 559 - 564
[23] A DSP based MPEG-2 video decoder for HDTV or multichannel SDTV
Cacopardi, S
Caponi, M
Frescura, F
Sabina, S
[J]. PROCEEDINGS OF THE 2002 IEEE WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, 2002, : 134 - 137
[24] Optimizing the data cache performance of a software MPEG-2 video decoder
Soderquist, P
Leeser, M
[J]. ACM MULTIMEDIA 97, PROCEEDINGS, 1997, : 291 - 301
[25] Architecture and bus-arbitration schemes for MPEG-2 video decoder
Li, JH
Ling, N
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1999, 9 (05) : 727 - 736
[26] An efficient video decoder design for MPEG-2 MP@ML
Li, JH
Ling, N
[J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 509 - 518
[27] A low-complexity frame memory compression algorithm and its implementation for MPEG-2 video decoder
Lee, TY
Kim, YS
Jang, S
Yoo, H
Jeong, J
[J]. PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 103 - 106
[28] Decoder LSI for MPEG-2 World
[J]. Denshi Joho Tsushin Gakkai Shi, 11 (1082):
[29] A memory-efficient VLC decoder architecture for MPEG-2 application
Min, KY
Chong, JW
[J]. 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 43 - 49
[30] A novel MPEG-2 audio decoder with efficient arrangement and memory configuration
Tsai, TH
Chen, LG
Liu, YC
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1997, 43 (03) : 598 - 604

← 1 2 3 4 5 →