An Efficient way of Monitoring and Controlling the Train Parameters using Multi-core Embedded Processors (MCEP)

被引:0
|
作者
Kumar, P. Satheesh [1 ]
机构
[1] Velalar Coll Engn & Technol, Dept EEE, Erode 638012, Tamil Nadu, India
关键词
Multi-core Embedded Processors (MCEP); Wireless Sensor Nodes (WSN); Train Automation (TA); Train Parameters; Electric Locomotive Engine (ELE);
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The main objective of this proposal is to automate control and communication systems of the train using High Performance Multi-core Embedded Processors (MCEP). This method will overcome the difficulties faced by the existing methods such as detecting cracks at rails, monitoring distance between rails, compartments monitoring, fire and smoke monitoring in compartments, and controlling of motors, transformers, pantograph etc. by manual operations. As Wireless Sensor Nodes (WSN) and High-energy laser based ultrasonic approach are available in the recent techniques, Train Automation (TA) can be resourcefully done for managing train parameters and monitoring any abnormal conditions in real-time without delays and accidents. All parameters will be processed, controlled, and managed at Electric Locomotive Engine (ELE) with help of advent of wireless technologies. To speed up the operations, all received data will be quickly processed by Multi-core Embedded Processors (MCEP) with help of Multi-core Embedded Software. From the point of view of energy efficiency, train automation is an interesting approach to the challenges of traffic fluidity control, energy efficient driving, regenerative braking, and managing power consumption in electrical devices in trains. To reduce human errors and get the fast response, TA will be a wonderful one with help of MCEP.
引用
收藏
页码:552 / 555
页数:4
相关论文
共 50 条
  • [21] A Broadcast-Enabled Sensing System for Embedded Multi-core Processors
    Zhao, Jia
    Lu, Shiting
    Burleson, Wayne
    Tessier, Russell
    [J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 191 - 196
  • [22] Efficient Application of Multi-Core Processors as Substitute of the E-Gas (Etc) Monitoring Concept
    Grossmann, Manfred
    Hirz, Mario
    Fabian, Juergen
    [J]. PROCEEDINGS OF THE 2016 SAI COMPUTING CONFERENCE (SAI), 2016, : 913 - 918
  • [23] Efficient Parallel Execution of Streaming Applications on Multi-Core Processors
    Schuele, Tobias
    [J]. PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, : 231 - 238
  • [24] From Embedded Multi-core SoCs to Scale-out Processors Embedded Tutorial
    Coppola, Marcello
    Falsafi, Babak
    Goodacre, John
    Kornaros, George
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 947 - 951
  • [25] Multi-core processors: New way to achieve high system performance
    Gepner, Pawel
    Kowalik, Michal F.
    [J]. PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, 2006, : 9 - +
  • [26] Efficient Mining of Recurrent Rules from a Sequence Database Using Multi-Core Processors
    Yoon, SeungYong
    Seki, Hirohisa
    [J]. 2018 JOINT 10TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING AND INTELLIGENT SYSTEMS (SCIS) AND 19TH INTERNATIONAL SYMPOSIUM ON ADVANCED INTELLIGENT SYSTEMS (ISIS), 2018, : 1442 - 1447
  • [27] An Area-efficient Hexagonal Interconnection Network for Multi-core Processors
    Kresch, Edward
    Wang, Xiaofang
    [J]. 2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 39 - 46
  • [28] A simulation environment of embedded control systems for multi-core processors (WiP report)
    Nakamoto, Yukikazu
    Minami, Daichi
    Shiba, Shota
    Koga, Yoshitaka
    Fukuoka, Koji
    [J]. IEEE 2018 INTERNATIONAL CONGRESS ON CYBERMATICS / 2018 IEEE CONFERENCES ON INTERNET OF THINGS, GREEN COMPUTING AND COMMUNICATIONS, CYBER, PHYSICAL AND SOCIAL COMPUTING, SMART DATA, BLOCKCHAIN, COMPUTER AND INFORMATION TECHNOLOGY, 2018, : 178 - 182
  • [29] Efficient Performance Evaluation of Multi-Core SIMT Processors with Hot Redundancy
    Mozafari, Seyyed Hasan
    Meyer, Brett H.
    [J]. IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2018, 6 (04) : 498 - 510
  • [30] Fault Detection in Multi-Core Processors Using Chaotic Maps
    Rao, Nageswara S. V.
    [J]. FTXS'13: PROCEEDINGS OF THE 3RD ACM WORKSHOP ON FAULT-TOLERANCE FOR HPC AT EXTREME SCALE, 2013, : 27 - 32