An Efficient way of Monitoring and Controlling the Train Parameters using Multi-core Embedded Processors (MCEP)

被引:0
|
作者
Kumar, P. Satheesh [1 ]
机构
[1] Velalar Coll Engn & Technol, Dept EEE, Erode 638012, Tamil Nadu, India
关键词
Multi-core Embedded Processors (MCEP); Wireless Sensor Nodes (WSN); Train Automation (TA); Train Parameters; Electric Locomotive Engine (ELE);
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The main objective of this proposal is to automate control and communication systems of the train using High Performance Multi-core Embedded Processors (MCEP). This method will overcome the difficulties faced by the existing methods such as detecting cracks at rails, monitoring distance between rails, compartments monitoring, fire and smoke monitoring in compartments, and controlling of motors, transformers, pantograph etc. by manual operations. As Wireless Sensor Nodes (WSN) and High-energy laser based ultrasonic approach are available in the recent techniques, Train Automation (TA) can be resourcefully done for managing train parameters and monitoring any abnormal conditions in real-time without delays and accidents. All parameters will be processed, controlled, and managed at Electric Locomotive Engine (ELE) with help of advent of wireless technologies. To speed up the operations, all received data will be quickly processed by Multi-core Embedded Processors (MCEP) with help of Multi-core Embedded Software. From the point of view of energy efficiency, train automation is an interesting approach to the challenges of traffic fluidity control, energy efficient driving, regenerative braking, and managing power consumption in electrical devices in trains. To reduce human errors and get the fast response, TA will be a wonderful one with help of MCEP.
引用
收藏
页码:552 / 555
页数:4
相关论文
共 50 条
  • [1] Hardware Synchronization for Embedded Multi-Core Processors
    Stoif, Christian
    Schoeberl, Martin
    Liccardi, Benito
    Haase, Jan
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2557 - 2560
  • [2] Thermal Modeling of Homogeneous Embedded Multi-Core Processors
    Jaeckle, Daniel
    Sikora, Axel
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 588 - 593
  • [3] Virtual Prototyping for Multi-core Processors with Embedded Accelerators
    Tang, Yinqi
    Zhang, Dexue
    Wang, Zongyan
    Yu, Zhiyi
    [J]. PROCEEDINGS 2013 INTERNATIONAL CONFERENCE ON MECHATRONIC SCIENCES, ELECTRIC ENGINEERING AND COMPUTER (MEC), 2013, : 2447 - 2451
  • [4] Design of OpenCL Framework for Embedded Multi-core Processors
    Hong, Jung-Hyun
    Ahn, Young-Ho
    Kim, Byung-Jin
    Chung, Ki-Seok
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2014, 60 (02) : 233 - 241
  • [5] Multi-Core Processors: A New Way Forward and Challenges
    Roy, Abinash
    Xu, Jingye
    Chowdhury, Masud H.
    [J]. 2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 454 - 457
  • [6] Multi-Model Inference Acceleration on Embedded Multi-Core Processors
    Shi, Peiqi
    Gao, Feng
    Liang, Songtao
    Yu, Shanjin
    [J]. 2020 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND HUMAN-COMPUTER INTERACTION (ICHCI 2020), 2020, : 400 - 403
  • [7] Design Challenges for Realization of the Advantages of Embedded Multi-Core Processors
    Goodman, Ronald
    Black, Scott
    [J]. 2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 380 - 385
  • [8] An Efficient Programming Skeleton for Clusters of Multi-Core Processors
    Rad, Mina Hosseini
    Patooghy, Ahmad
    Fazeli, Mahdi
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2018, 46 (06) : 1094 - 1109
  • [9] Efficient Program Scheduling for Heterogeneous Multi-core Processors
    Chen, Jian
    John, Lizy K.
    [J]. DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 927 - 930
  • [10] Dynamic Scheduling of Stream Programs on Embedded Multi-core Processors
    Lee, Haeseung
    Che, Weijia
    Chatha, Karam S.
    [J]. CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, 2012, : 93 - 102