Mapping Parallelism to Multi-cores: A Machine Learning Based Approach

被引:89
|
作者
Wang, Zheng [1 ]
O'Boyle, Michael F. P. [1 ]
机构
[1] Univ Edinburgh, Sch Informat, Edinburgh EH8 9YL, Midlothian, Scotland
关键词
Experimentation; Languages; Performance; Compiler optimization; Performance modeling; Machine learning; Artificial neural networks; Support vector machine; SCHEDULING ALGORITHMS;
D O I
10.1145/1594835.1504189
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The efficient mapping of program parallelism to multi-core processors is highly dependent on the underlying architecture. This paper proposes a portable and automatic compiler-based approach to mapping such parallelism using machine learning. It develops two predictors: a data sensitive and a data insensitive predictor to select the best mapping for parallel programs. They predict the number of threads and the scheduling policy for any given program using a model learnt off-line. By using low-cost profiling runs, they predict the mapping for a new unseen program across multiple input data sets. We evaluate our approach by selecting parallelism mapping configurations for OpenMP programs on two representative but different multi-core platforms (the Intel Xeon and the Cell processors). Performance of our technique is stable across programs and architectures. On average, it delivers above 96% performance of the maximum available on both platforms. It achieve, on average, a 37% (up to 17.5 times) performance improvement over the OpenMP runtime default scheme on the Cell platform. Compared to two recent prediction models, our predictors achieve better performance with a significant lower profiling cost.
引用
收藏
页码:75 / 84
页数:10
相关论文
共 50 条
  • [41] A Hybrid Cache Replacement Policy for Heterogeneous Multi-Cores
    AnandKumar, K. M.
    Akash, S.
    Ganesh, Divyalakshmi
    Christy, Monica Snehapriya
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 594 - 599
  • [42] Orthrus: Efficient Software Integrity Protection on Multi-Cores
    Huang, Ruirui
    Deng, Daniel Y.
    Suh, G. Edward
    ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2010, : 371 - 383
  • [43] Power Management for Mobile Games on Asymmetric Multi-Cores
    Pathania, Anuj
    Pagani, Santiago
    Shafique, Muhammad
    Henkel, Joerg
    2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 243 - 248
  • [44] Scalability Comparison of Commodity Operating Systems on Multi-Cores
    Cui, Yan
    Chen, Yu
    Shi, Yuanchun
    Wu, Qingbo
    2010 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2010), 2010, : 117 - 118
  • [45] Scheduling Independent Tasks on Multi-cores with GPU Accelerators
    Kedad-Sidhoum, Safia
    Monna, Florence
    Mounie, Gregory
    Trystram, Denis
    EURO-PAR 2013: PARALLEL PROCESSING WORKSHOPS, 2014, 8374 : 228 - 237
  • [46] On the parallel programmability of Java']JavaSymphony for multi-cores and clusters
    Aleem, Muhammad
    Prodan, Radu
    Islam, Muhammad Arshad
    Iqbal, Muhammad Azhar
    INTERNATIONAL JOURNAL OF AD HOC AND UBIQUITOUS COMPUTING, 2019, 30 (04) : 247 - 264
  • [47] Scheduling Independent Moldable Tasks on Multi-Cores with GPUs
    Bleuse, Raphael
    Hunold, Sascha
    Kedad-Sidhoum, Safia
    Monna, Florence
    Mounie, Gregory
    Trystram, Denis
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (09) : 2689 - 2702
  • [48] A Framework for Energy-efficient Optimization on Multi-Cores
    Zhu, Yatao
    Ye, Xiaochun
    Wang, Da
    Li, Wenming
    Zhang, Yang
    Fan, Dongrui
    Zhang, Zhimin
    Tang, Zhimin
    2016 SEVENTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2016,
  • [49] Orthrus: Efficient software integrity protection on multi-cores
    Huang, Ruirui
    Deng, Daniel Y.
    Suh, G. Edward
    ACM SIGPLAN Notices, 2010, 45 (03): : 371 - 383
  • [50] Energy-Efficient Computing with Heterogeneous Multi-Cores
    Mitra, Tulika
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 63 - 66