High-voltage stress test paradigms of analog CMOS ICs for gate-oxide reliability enhancement

被引：12
|
作者：
Khalil, MA [1 ]
Wey, CL [1 ]
机构：
[1] Michigan State Univ, Dept Elect & Comp Engn, E Lansing, MI 48824 USA
来源：
19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 2001年
关键词：
D O I：
10.1109/VTS.2001.923458
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper presents the first-ever research on high-voltage stress of analog circuits to enhance their oxide reliability and to reduce the manufacturing cost, The emphasis of this paper is placed on how to properly stress analog circuits and the development of efficient algorithms for generating stress vectors that meet the stress coverage requirement within a feasible stress time.
引用
收藏
页码：333 / 338
页数：6
相关论文
共 50 条
  • [31] On-resistance degradations for different stress conditions in high-voltage pLEDMOS transistor with thick gate oxide
    Sun, Weifeng
    Wu, Hong
    Shi, Longxing
    Yi, Yangbo
    Li, Haisong
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (07) : 631 - 633
  • [32] Impact of boron penetration at the p(+)-poly/gate-oxide interface on the device reliability of deep submicron CMOS logic technology
    Nayak, DK
    Hao, MY
    Rakkhit, R
    1996 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1996, : 116 - 118
  • [33] High-voltage Large-capacity VSC Valve Reliability Enhancement
    Liu Z.
    Guo X.
    Dianwang Jishu/Power System Technology, 2020, 44 (09): : 3604 - 3613
  • [34] SMARTMOS merges analog and high-voltage power components in deep-submicron CMOS
    Bindra, A
    ELECTRONIC DESIGN, 2000, 48 (15) : 38 - +
  • [35] Gate-Controlled LVTSCR for High-Voltage ESD Protections in Advanced CMOS Processes
    Chen, Ruibo
    Liu, Hongxia
    Yan, Cong
    Du, Feibo
    Han, Aoran
    Zhang, Yuxin
    Huang, Wei
    Xiang, Qi
    Gao, Tianzhi
    Wei, Hao
    Liu, Zhiwei
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (04) : 1566 - 1573
  • [36] Clamping Virtual Supply Voltage of Power-Gated Circuits for Active Leakage Reduction and Gate-Oxide Reliability Improvement
    Sinkar, Abhishek
    Park, Taejoon
    Kim, Nam Sung
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (03) : 580 - 584
  • [37] Electrostatic Discharge Protection Design for High-Voltage Programming Pin in Fully-Silicided CMOS ICs
    Ker, Ming-Dou
    Chen, Wen-Yi
    Shieh, Wuu-Trong
    Wei, I-Ju
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (02) : 537 - 545
  • [38] CMOS charge pumps using cross-coupled charge transfer switches with improved voltage pumping gain and low gate-oxide stress for low-voltage memory circuits
    Min, KS
    Ahn, JH
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (01) : 225 - 229
  • [39] CMOS charge pumps using cross-coupled charge transfer switches with improved voltage pumping gain and low gate-oxide stress for low-voltage memory circuits
    Min, KS
    Kim, YH
    Ahn, JH
    Chung, Y
    Sakurai, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 545 - 548
  • [40] ESD protection to overcome internal gate-oxide damage on digital-analog interface of mixed-mode CMOS IC's
    Ker, MD
    Yu, TL
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1727 - 1730
12345