Interface optimization during hardware-software partitioning

被引:2
|
作者
Freund, L
Dupont, D
Israel, M
Rousseau, F
机构
关键词
D O I
10.1109/HSC.1997.584582
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an approach allowing communication optimization during the hardware-software partitioning task. Our methodology focuses on systems represented by a data flow graph whose nodes are elements of libraries. To abstract the communication constraints, we include communication nodes in this graph. Consequently, assignment and scheduling of communications and operations can be determined together by the same partitioning algorithm. During partitioning, protocol optimization and bus scheduling are realized. We illustrate with a telecommunication system example the feasibility and the usefulness of our methodology.
引用
收藏
页码:75 / 79
页数:3
相关论文
共 50 条
  • [1] Neural network optimization for hardware-software partitioning
    Ma, Tianyi
    Wang, Xinglan
    Li, Zhiqiang
    [J]. ICICIC 2006: FIRST INTERNATIONAL CONFERENCE ON INNOVATIVE COMPUTING, INFORMATION AND CONTROL, VOL 3, PROCEEDINGS, 2006, : 423 - +
  • [2] Hardware-Software Partitioning at the Knowledge Level
    Marisa Loisa López-Vallejo
    Joan Carlos López
    Carlos Argel Iglesias
    [J]. Applied Intelligence, 1999, 10 : 173 - 184
  • [3] Loop pipelining in hardware-software partitioning
    Jeon, J
    Choi, K
    [J]. PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 361 - 366
  • [4] Hardware-software partitioning at the knowledge level
    López-Vallejo, ML
    López, JC
    Iglesias, CA
    [J]. APPLIED INTELLIGENCE, 1999, 10 (2-3) : 173 - 184
  • [5] Hardware-software partitioning in embedded system
    Arató, P
    Juhász, S
    Mann, ZA
    Orbán, A
    Papp, D
    [J]. 2003 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING, PROCEEDINGS: FROM CLASSICAL MEASUREMENT TO COMPUTING WITH PERCEPTIONS, 2003, : 197 - 202
  • [6] Genetic algorithms in hardware-software partitioning
    Purnaprajna, M
    Reformat, M
    Pedrycz, W
    [J]. ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 123 - 129
  • [7] Hardware-software partitioning: A case for constraint satisfaction
    Mitra, RS
    Basu, A
    [J]. IEEE INTELLIGENT SYSTEMS & THEIR APPLICATIONS, 2000, 15 (01): : 54 - 63
  • [8] HOW TO MINIMIZE HARDWARE-SOFTWARE PARTITIONING RISKS
    BRODERICK, WJ
    [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1978, 23 (22): : 21 - 22
  • [9] Soft Errors: The Hardware-Software Interface
    Lee, Kyoungwoo
    Shrivastava, Aviral
    Jeyapaul, Reiley
    [J]. CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, 2012, : 577 - 577
  • [10] Transactional memory: The hardware-software interface
    McDonald, Austen
    Carlstrom, Brian D.
    Chung, JaeWoong
    Minh, Chi Cao
    Chafi, Hassan
    Kozyrakis, Christos
    Olukotun, Kunle
    [J]. IEEE MICRO, 2007, 27 (01) : 67 - 76