Genetic algorithms in hardware-software partitioning

被引：0
|
作者：
Purnaprajna, M [1 ]
Reformat, M [1 ]
Pedrycz, W [1 ]
机构：
[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2V4, Canada
来源：
ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS | 2004年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A scheme for time and power efficient embedded system design using hardware and software components, is presented. Our objective is to reduce the execution time and the power consumed by the system, leading to the simultaneous multi-objective minimization of time and power. This task of suitably partitioning the system into hardware and software components is achieved using Genetic Algorithms (GA). An enhanced task scheduling algorithm is proposed. To emulate the characteristics of practical systems, the influence of interprocessor communication is examined. The suitability of introducing a reconfigurable hardware resource is experimented for the same objectives. A test environment is developed to perform exhaustive tests on these set objectives. Multiple tests were conducted to confirm the consistency of GA.
引用
收藏
页码：123 / 129
页数：7
相关论文
共 50 条
  • [1] Functional partitioning for hardware-software codesign using genetic algorithms
    Hidalgo, JI
    Lanchares, J
    [J]. 23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS, 1997, : 631 - 638
  • [2] Genetic algorithms for hardware-software partitioning and optimal resource allocation
    Purnaprajna, Madhura
    Reformat, Marek
    Pedrycz, Witold
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (07) : 339 - 354
  • [3] A hybrid genetic algorithm for constrained hardware-software partitioning
    Mudry, Pierre-Andre
    Zufferey, Guillaume
    Tempesti, Gianluca
    [J]. PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 3 - 3
  • [4] A dynamically constrained genetic algorithm for hardware-software partitioning
    Mudry, Pierre-Andre
    Zufferey, Guillaume
    Tempesti, Gianluca
    [J]. GECCO 2006: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, 2006, : 769 - 775
  • [5] The Application of Genetic Algorithm in Embedded System Hardware-software Partitioning
    Zheng, Shijue
    Zhang, Yan
    He, Tingting
    [J]. ICECT: 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC COMPUTER TECHNOLOGY, PROCEEDINGS, 2009, : 219 - +
  • [6] Hardware-Software Partitioning at the Knowledge Level
    Marisa Loisa López-Vallejo
    Joan Carlos López
    Carlos Argel Iglesias
    [J]. Applied Intelligence, 1999, 10 : 173 - 184
  • [7] Loop pipelining in hardware-software partitioning
    Jeon, J
    Choi, K
    [J]. PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 361 - 366
  • [8] Hardware-software partitioning in embedded system
    Arató, P
    Juhász, S
    Mann, ZA
    Orbán, A
    Papp, D
    [J]. 2003 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING, PROCEEDINGS: FROM CLASSICAL MEASUREMENT TO COMPUTING WITH PERCEPTIONS, 2003, : 197 - 202
  • [9] Hardware-software partitioning at the knowledge level
    López-Vallejo, ML
    López, JC
    Iglesias, CA
    [J]. APPLIED INTELLIGENCE, 1999, 10 (2-3) : 173 - 184
  • [10] Hardware-software partitioning: A case for constraint satisfaction
    Mitra, RS
    Basu, A
    [J]. IEEE INTELLIGENT SYSTEMS & THEIR APPLICATIONS, 2000, 15 (01): : 54 - 63
12345