Design of High Performance Arithmetic Encoder for CABAC in H.264/AVC

被引:0
|
作者
Kim, Yoonsup [1 ]
Moon, Jeonhak [1 ]
Choi, Wonjoon [1 ]
Lee, Seongsoo [1 ]
Lee, Seok [2 ]
Woo, Dockha [2 ]
机构
[1] Soongsil Univ, Sch Elect Engn, Seoul, South Korea
[2] Korea Inst Sci & Technol, Intelligent Syst Res Div, Seoul, South Korea
关键词
H.264/AVC; entropy coding; CABAC; arithmetic coding; video coding;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
CABAC is one of the entropy coding technologies applied to a main profile of H.264/AVC. The subject of concern for performance enhancements of CABAC improves irregular renormalization and bit output of arithmetic coder. This paper proposes an efficient arithmetic encoder for CABAC. To obtain CABAC encoder with high throughput, it adopted a pipeline structure for arithmetic encoder. As a result, at every clock cycle, the input symbol is encoded regardless of the iteration of the renormalization process and so the performance has improved. The proposed architecture was modeled VerilogHDL and was verified through simulations.
引用
收藏
页码:103 / +
页数:2
相关论文
共 50 条
  • [41] Intra Prediction for the Hardware H.264/AVC High Profile Encoder
    Roszkowski, Mikolaj
    Pastuszak, Grzegorz
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 76 (01): : 11 - 17
  • [42] HDTV1080p H.264/AVC Encoder Chip Design and Performance Analysis
    Liu, Zhenyu
    Song, Yang
    Shao, Ming
    Li, Shen
    Li, Lingfeng
    Ishiwata, Shunichi
    Nakagawa, Masaki
    Goto, Satoshi
    Ikenaga, Takeshi
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (02) : 594 - 608
  • [43] High-Throughput Architecture for H.264/AVC CABAC Encoding and Decoding System
    Chang, Yuan-Teng
    [J]. APPLICATIONS OF DIGITAL IMAGE PROCESSING XXXI, 2008, 7073
  • [44] Airithmetic coding architecture for H.264/AVC CABAC compression system
    Osorio, RR
    Bruguera, JD
    [J]. PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 62 - 69
  • [45] An Efficient Parallel Algorithm for H.264/AVC Encoder
    Sun, Shuwei
    Chen, Shuming
    [J]. PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 66 - 69
  • [46] High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding(CABAC) decoding
    Kai HUANG
    De MA
    Rongjie YAN
    Haitong GE
    Xiaolang YAN
    [J]. JournalofZhejiangUniversity-ScienceC(Computers&Electronics)., 2013, 14 (06) - 463
  • [47] A High Performance and Low Cost Entropy Encoder For H.264 AVC Baseline Entropy Coding
    Huang, Feng-Min
    Lei, Sheau-Fang
    [J]. 2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 762 - 765
  • [48] A Synchronous DRAM Controller for an H.264/AVC Encoder
    Hyun, Gyounghwan
    Jin, Yongseok
    Jung, Jinsu
    Kim, Seongyoon
    Lee, Hyuk-Jae
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 552 - 555
  • [49] Hierarchical parallelization of an H.264/AVC video encoder
    Rodriguez, A.
    Gonzalez, A.
    Malumbres, M. P.
    [J]. PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, 2006, : 363 - +
  • [50] ONE-ROUND RENORMALIZATION BASED 2-BIN/CYCLE H.264/AVC CABAC ENCODER
    Liu, Zhenyu
    Wang, Dongsheng
    [J]. 2011 18TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2011, : 369 - 372