共 20 条
- [2] Enhancing Analog Yield Optimization for Variation-aware Circuits Sizing PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1273 - 1276
- [3] Multi-Objective Variation-Aware Sizing for Analog CNFET Circuits PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 434 - 439
- [4] Variation-aware Analog Circuit Sizing with Classifier Chains 2021 ACM/IEEE 3RD WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), 2021,
- [5] Variation-Aware Analog Circuit Sizing in Carbon Nanotube 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2891 - 2894
- [7] Noise and Variation-Aware Modeling and Characterization of Integrated Circuits using Network Representations PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON ELECTROMAGNETICS IN ADVANCED APPLICATIONS (ICEAA), 2015, : 1550 - 1553
- [8] A Layout-Aware Automatic Sizing Approach for Retargeting Analog Integrated Circuits 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
- [9] A Layout-Aware Automatic Sizing Approach for Retargeting Analog Integrated Circuits 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
- [10] Fast Variation-aware Circuit Sizing Approach for Analog Design with ML-Assisted Evolutionary Algorithm 27TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2022, 2022, : 80 - 85