Universal Correlation Between Mobility and NBTI on Advanced High-K/Metal Gate Stacks

被引:0
|
作者
Reimbold, G. [1 ]
Garros, X. [1 ]
Casse, M. [1 ]
Rafik, M. [2 ]
Leroux, C. [1 ]
Ribes, G. [2 ]
Martin, F. [1 ]
机构
[1] MINATEC, CEA, LETI, 17 Ave Martyrs, F-38054 Grenoble, France
[2] STMicroelect, F-38926 Crolles, France
关键词
D O I
10.1149/1.2981586
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Negative Bias Temperature Instabilities (NBTI) and mobility were extensively studied on a wide range of technological options for advanced CMOS gate stack technologies including pure HfO2, silicates, nitrided silicates, HfZr compounds; metal gates included TiN, TaN, TaC, WN with various deposition modes and thicknesses; bottom oxide was pure SiO2 or SiON. The effect of Nitrogen on the two main components of NBTI, fast reversible and slow, is first investigated. Then we show that NBTI and mobility show extensive process variations leading in worst case to bad drivability and reliability. The cause was clearly identified as the Nitrogen incorporated in the stack with cumulative effects with the various process steps. The importance of metal gate is particularly emphasized. By controlling the amount of N in the layers, it is possible to obtain a mobility close to 100% of the universal SiO2 mobility as well as a good reliability.
引用
收藏
页码:41 / +
页数:3
相关论文
共 50 条
  • [41] High-mobility dual metal gate MOS transistors with high-k gate dielectrics
    Takahashi, K. (k-takahashi@ha.jp.nec.com), 1600, Japan Society of Applied Physics (44):
  • [42] Chemical processing and materials compatibility of high-K dielectric materials for advanced gate stacks
    Guan, JJ
    Gale, GW
    Bersuker, G
    Jackson, M
    Huff, HR
    ULTRA CLEAN PROCESSING OF SILICON SURFACES 2000, 2001, 76-77 : 19 - 22
  • [43] XPS Study on Chemical Bonding States of High-k Gate Stacks for Advanced CMOS
    Nohira, Hiroshi
    DIELECTRICS FOR NANOSYSTEMS 4: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING, 2010, 28 (02): : 129 - 137
  • [44] High-mobility dual metal gate MOS transistors with high-k gate dielectrics
    Takahashi, K
    Manabe, K
    Morioka, A
    Ikarashi, T
    Yoshihara, T
    Watanabe, H
    Tatsumi, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2210 - 2213
  • [45] Low-power DRAM-compatible Replacement Gate High-k/Metal Gate Stacks
    Ritzenthaler, R.
    Schram, T.
    Bury, E.
    Spessot, A.
    Caillat, C.
    Srividya, V.
    Sebaai, F.
    Mitard, J.
    Ragnarsson, L. -A.
    Groeseneken, G.
    Horiguchi, N.
    Fazan, P.
    Thean, A.
    SOLID-STATE ELECTRONICS, 2013, 84 : 22 - 27
  • [46] Single metal gate on high-k gate stacks for 45nm low power CMOS
    Taylor, W. J., Jr.
    Capasso, C.
    Min, B.
    Winstead, B.
    Verret, E.
    Loiko, K.
    Gilmer, D.
    Hegde, R. I.
    Schaeffer, J.
    Luckowski, E.
    Martinez, A.
    Raymond, M.
    Happ, C.
    Triyoso, D. H.
    Kalpat, S.
    Haggag, A.
    Roan, D.
    Nguyen, J. -Y.
    La, L. B.
    Hebert, L.
    Smith, J.
    Jovanovic, D.
    Burnett, D.
    Foisy, M.
    Cave, N.
    Tobin, P. J.
    Samavedam, S. B.
    White, B. E., Jr.
    Venkatesan, S.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 366 - +
  • [47] Recent Findings In Electrical Behavior Of CMOS High-k Dielectric/Metal Gate Stacks
    Ghibaudo, G.
    Coignus, J.
    Charbonnier, M.
    Mitard, J.
    Leroux, C.
    Garros, X.
    Clerc, R.
    Reimbold, G.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 773 - 804
  • [48] Low-Temperature Microwave Annealing for MOSFETs With High-k/Metal Gate Stacks
    Lee, Yao-Jen
    Tsai, Bo-An
    Lai, Chiung-Hui
    Chen, Zheng-Yao
    Hsueh, Fu-Kuo
    Sung, Po-Jung
    Current, Michael I.
    Luo, Chih-Wei
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (10) : 1286 - 1288
  • [49] Characterization of Inversion-Layer Capacitance of Electrons in High-k/Metal Gate Stacks
    Iijima, Ryosuke
    Edge, Lisa F.
    Paruchuri, Vamsi
    Takayanagi, Mariko
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (11) : 2814 - 2820
  • [50] The Effect of Interface Thickness of High-k/Metal Gate Stacks on NFET Dielectric Reliability
    Linder, Barry P.
    Cartier, Eduard
    Krishnan, Siddarth
    Stathis, James H.
    Kerber, Andreas
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 510 - +