Design of a BCD Adder Using 2-Dimensional Two-Dot One-Electron Quantum-Dot Cellular Automata

被引：0

作者：

Datta, Kakali ^{[1
]}

Mukhopadhyay, Debarka ^{[2
]}

Dutta, Paramartha ^{[1
]}

机构：

[1] Visva Bharati Univ, Dept Comp & Syst Sci, Santini Ketan 731235, W Bengal, India

[2] Amity Univ, Amity Sch Engn & Technol, Dept Comp Sci, Kolkata 700156, W Bengal, India

来源：

PROCEEDINGS OF THE FIRST INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND COMMUNICATION | 2017年 / 458卷

关键词：

Majority voter; Adder; Ripple carry adder; BCD adder;

D O I：

10.1007/978-981-10-2035-3_35

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A full adder is designed which in turn is used as the building block to design a BCD adder. We have also compared the design of two-dot one-electron QCA BCD adder with the existing four-dot two-electron QCA BCD adder variant. The analysis of the proposed design justifies its effectiveness, in respect of energy utilization, compactness and stability.

引用

页码：345 / 354

页数：10

共 50 条

[11] Scalable minority gate: a new device in two-dot molecular quantum-dot cellular automata
Rahimi, E.
Nejad, S. Mohammad
MICRO & NANO LETTERS, 2012, 7 (08) : 802 - 805
[12] Efficient Design of Decimal Full Adder Using Quantum-dot Cellular Automata
Li, Zeqiang
Chu, Zhufei
Wang, Lunyao
Xia, Yinshui
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1373 - 1375
[13] Area Efficient BCD adder in Quantum dot Cellular Automata
Ramesh, B.
Asharani, M.
Srujana, V.
Chaithanya, P.
Rajaiah, U.
PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2016, : 178 - 181
[14] BCD computing structures in quantum-dot cellular automata
Taghizadeh, Maryam
Askari, Mehdi
Fardad, Khossro
2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 1042 - +
[15] A Novel Adder Circuit Design in Quantum-Dot Cellular Automata Technology
Yaser Adelnia
Abdalhossein Rezai
International Journal of Theoretical Physics, 2019, 58 : 184 - 200
[16] Efficient Design of a Coplanar Adder/Subtractor in Quantum-dot Cellular Automata
Sangsefidi, Milad
Karimpour, Morteza
Sarayloo, Mandiyar
UKSIM-AMSS NINTH IEEE EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2015), 2015, : 456 - 461
[17] Design of novel efficient adder and subtractor for quantum-dot cellular automata
Hayati, Mohsen
Rezaei, Abbas
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (10) : 1446 - 1454
[18] Performance Analysis and Design of Full Adder in Quantum-dot Cellular Automata
Sun M.-B.
Lü H.-J.
Zhang Y.-Q.
Xie G.-J.
Xie, Guang-Jun (gjxie8005@hfut.edu.cn), 1774, Chinese Institute of Electronics (46): : 1774 - 1780
[19] Quantum-Dot Cellular Automata Serial Decimal Adder
Gladshtein, Michael
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (06) : 1377 - 1382
[20] Pipelined carry lookahead adder design in quantum-dot cellular automata
Cho, Heumpil
Swartzander, Earl E., Jr.
2005 39th Asilomar Conference on Signals, Systems and Computers, Vols 1 and 2, 2005, : 1191 - 1195

← 1 2 3 4 5 →