One-step optical negabinary and modified signed-digit adder

被引：11

作者：

Zhang, SQ ^{[1
]}

Karim, MA ^{[1
]}

机构：

[1] Univ Dayton, Dept Elect & Comp Engn, Dayton, OH 45469 USA

来源：

OPTICS AND LASER TECHNOLOGY | 1998年 / 30卷 / 3-4期

关键词：

negabinary number representation; modified signed-digit adder; one-step algorithm; optical computing;

D O I：

10.1016/S0030-3992(98)00034-6

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

A one-step algorithm for parallel negabinary addition of two negabinary numbers is achieved by minimizing the truth-table for the two-step algorithm. Without increasing the encoding cell size or adding complexity of the corresponding optical system, the proposed one-step scheme doubles the computation speed. The optical system can also be used to realize a one-step modified signed digit adder. Additionally, optical implementation of negabinary multiplication using this proposed one-step optical adder is discussed. (C) 1998 Elsevier Science Ltd. All rights reserved.

引用

页码：193 / 198

页数：6

共 50 条

[31] Comparison of a Binary Signed-Digit Adder with Conventional Binary Adder Circuits on Layout Level
Kliemt, Johannes
Fritscher, Markus
Fey, Dietmar
[J]. ARCHITECTURE OF COMPUTING SYSTEMS, ARCS 2024, 2024, 14842 : 237 - 249
[32] Incorporating area-time flexibility to a Binary Signed-Digit adder
Lam, SK
Srikanthan, T
Goyal, N
Tyagi, N
[J]. APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 485 - 489
[33] Signed-digit adder using electronically addressable spatial light modulator
Iftekharuddin, KM
Awwal, AAS
Salam, MA
[J]. OPTICAL ENGINEERING, 2001, 40 (11) : 2442 - 2445
[34] Design and synthesis of a carry-free signed-digit decimal adder
Moskal, John
Oruklu, Erdal
Sanfie, Jafar
[J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1089 - 1092
[35] Compact signed-digit adder using multiple-valued logic
Gonzalez, AF
Mazumder, P
[J]. SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 96 - 113
[36] Optical binary logic gate-based modified signed-digit arithmetic
Fyath, RS
Alsaffar, AAW
Alam, MS
[J]. OPTICS AND LASER TECHNOLOGY, 2002, 34 (07): : 501 - 508
[37] MODIFIED SIGNED-DIGIT OPTICAL PROCESSORS USING COMPUTER-GENERATED HOLOGRAMS
KAWAI, S
KOHGA, YJ
[J]. APPLIED OPTICS, 1992, 31 (29): : 6193 - 6199
[38] OPTOELECTRONIC BUTTERFLY INTERCONNECTION ARCHITECTURE OF MODIFIED SIGNED-DIGIT ARITHMETIC SYSTEMS - FULLY PARALLEL ADDER AND SUBTRACTER
SUN, DG
HE, LM
WANG, NX
WENG, ZH
[J]. APPLIED OPTICS, 1994, 33 (29): : 6755 - 6761
[39] Quaternary signed-digit arithmetic operations for optical computing
Cherri, AK
Habib, MK
[J]. PHOTONIC DEVICES AND ALGORITHMS FOR COMPUTING, 1999, 3805 : 258 - 263
[40] MINIMUM WEIGHT MODIFIED SIGNED-DIGIT REPRESENTATIONS AND FAST EXPONENTIATION
JEDWAB, J
MITCHELL, CJ
[J]. ELECTRONICS LETTERS, 1989, 25 (17) : 1171 - 1172

← 1 2 3 4 5 →