A new method for elimination of the clock jitter effects in continuous time Delta-Sigma modulators

被引：0
|
作者：
Shamsi, H [1 ]
Shoaei, O
Doost, R
机构：
[1] Univ Tehran, IC Design Lab, Elect & Comp Engn Dept, Tehran, Iran
[2] Univ Amirkabir, Dept Elect Engn, Tehran, Iran
来源：
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | 2005年 / E88A卷 / 10期
关键词：
Delta-Sigma modulator; continuous time; discrete time; clock jitter; feedback waveform; non return to-zero;
D O I：
10.1093/ietfec/e88-a.10.2570
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper the spectral density of the additive jitter noise in continuous time (CT) Delta-Sigma modulators (DSM) is derived analytically. Making use of the analytic results, extracted in this paper, a novel method for elimination of the damaging effects of the clock jitter in continuous time Delta-Sigma modulators is proposed. In this method instead of the conventional waveforms used in the feedback path of CT DSM's such as the non return to-zero, the return to-zero, and the half delay return to-zero, an impulse waveform is employed.
引用
收藏
页码：2570 / 2578
页数：9
相关论文
共 50 条
  • [1] Clock jitter and quantizer metastability in continuous-time delta-sigma modulators
    Cherry, James A.
    Martin Snelgrove, W.
    [J]. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999, 46 (06): : 661 - 676
  • [2] Clock-jitter reduction techniques in continuous time delta-sigma modulators
    Zare-Hoseini, Hashem
    Kale, Izzet
    [J]. 2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 117 - 118
  • [3] Clock jitter and quantizer metastability in continuous-time delta-sigma modulators
    Cherry, JA
    Snelgrove, WM
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (06) : 661 - 676
  • [4] Clock jitter noise spectra in continuous-time delta-sigma modulators
    Oliaei, O
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 192 - 195
  • [5] A Method for Measuring and Alleviating Clock-jitter in Continuous-Time Delta-Sigma Modulators
    Jiang, Yanfeng
    Zhang, Xiaobo
    Yang, Bing
    [J]. ASCC: 2009 7TH ASIAN CONTROL CONFERENCE, VOLS 1-3, 2009, : 567 - 570
  • [6] A simple technique to reduce clock jitter effects in continuous-time Delta-Sigma modulators
    Chang, Hairong
    Tang, Hua
    [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1870 - 1873
  • [7] Fast clock-jitter simulation in continuous-time Delta-Sigma modulators
    Benabes, P
    Kielbasa, R
    [J]. IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 1587 - 1590
  • [8] Fundamental limitations of continuous-time delta-sigma modulators due to clock jitter
    Reddy, Karthikeyan
    Pavan, Shanthi
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (10) : 2184 - 2194
  • [9] Fundamental limitations of continuous-time delta-sigma modulators due to clock jitter
    Reddy, Karthikeyan
    Pavan, Shanthi
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2021 - +
  • [10] Continuous time delta sigma modulators with reduced clock jitter sensitivity
    Zare-Hoseini, Hashern
    Kale, Izzet
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5371 - +
12345