Implementing Triple Adjacent Error Correction in Double Error Correction Orthogonal Latin Squares Codes

被引:0
|
作者
Reviriego, P. [1 ]
Liu, S. [1 ]
Maestro, J. A. [1 ]
Lee, S. [2 ]
Touba, N. A. [3 ]
Datta, R. [3 ]
机构
[1] Univ Antonio de Nebrija, Madrid, Spain
[2] Seoul Natl Univ Sci & Technol, Seoul, South Korea
[3] Univ Texas Austin, Austin, TX 78712 USA
关键词
Error correction codes; majority logic decoding; memory; Multiple Cell Upsets (MCUs);
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Soft errors have been a concern in memories for many years. In older technologies, soft errors typically affected a single memory cell but as technology scaled, Multiple Cell Upsets (MCUs) that affect a group of nearby cells have become more common. This trend is expected to continue making MC:Us more frequent and also increasing the number of cells affected. To avoid data corruption in memories, Error Correction Codes (ECCs) arc used. Single Error Correction (SEC) codes that can correct one bit error per word are effective only against single errors. To protect against MCUs, one option is to use more sophisticated error correction codes like for example, Orthogonal Latin Squares Codes (OLSC). In this paper, a modification of the OLSC decoding algorithm is proposed for codes that can correct two random errors. This modification has little impact on circuit complexity and enables triple adjacent error correction which is interesting when MCUs are present.
引用
收藏
页码:167 / 171
页数:5
相关论文
共 50 条
  • [21] Efficient error detection in Double Error Correction BCH codes for memory applications
    Reviriego, P.
    Argyrides, C.
    Maestro, J. A.
    MICROELECTRONICS RELIABILITY, 2012, 52 (07) : 1528 - 1530
  • [22] CRC Codes as Error Correction Codes
    An, Wei
    Medard, Muriel
    Duffy, Ken R.
    IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC 2021), 2021,
  • [23] ERROR CORRECTION FOR RATELESS CODES
    Jesus, Bruno
    Vieira, Jose M. N.
    Ferreira, Paulo J. S. G.
    2009 IEEE 13TH DIGITAL SIGNAL PROCESSING WORKSHOP & 5TH IEEE PROCESSING EDUCATION WORKSHOP, VOLS 1 AND 2, PROCEEDINGS, 2009, : 560 - 564
  • [24] Reducing the Overhead of BCH Codes: New Double Error Correction Codes
    Saiz-Adalid, Luis-J.
    Gracia-Moran, Joaquin
    Gil-Tomas, Daniel
    Baraza-Calvo, J. -Carlos
    Gil-Vicente, Pedro-J.
    ELECTRONICS, 2020, 9 (11) : 1 - 15
  • [25] A Joint Scheme for Error Correction and Secrecy Based on Rateless Error Correction Codes
    Lei W.-J.
    Li Y.-Y.
    Beijing Youdian Daxue Xuebao/Journal of Beijing University of Posts and Telecommunications, 2019, 42 (01): : 74 - 80
  • [26] Reducing the Cost of Implementing Error Correction Codes in Content Addressable Memories
    Reviriego, Pedro
    Pontarelli, Salvatore
    Antonio Maestro, Juan
    Ottavi, Marco
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (07) : 432 - 436
  • [27] Matroidal Error Correction Networks and Linear Network Error Correction MDS Codes
    ZHOU Hang
    LIU Guangjun
    Wuhan University Journal of Natural Sciences, 2013, 18 (06) : 477 - 483
  • [28] Evaluating Direct Compare for Double Error-Correction Codes
    Liu, Shanshan
    Reviriego, Pedro
    Xiao, Liyi
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (04) : 802 - 804
  • [29] ON THE CONSTRUCTION OF DIFFERENCE SETS AND THEIR USE IN THE SEARCH FOR ORTHOGONAL LATIN SQUARES AND ERROR CORRECTING CODES
    CHAKRAVARTI, IM
    BULLETIN OF THE INTERNATIONAL STATISTICAL INSTITUTE, 1965, 41 (02): : 957 - 958
  • [30] POOR ERROR CORRECTION CODES ARE POOR ERROR-DETECTION CODES
    PADOVANI, R
    WOLF, JK
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1984, 30 (01) : 110 - 111