Implementing Triple Adjacent Error Correction in Double Error Correction Orthogonal Latin Squares Codes

被引:0
|
作者
Reviriego, P. [1 ]
Liu, S. [1 ]
Maestro, J. A. [1 ]
Lee, S. [2 ]
Touba, N. A. [3 ]
Datta, R. [3 ]
机构
[1] Univ Antonio de Nebrija, Madrid, Spain
[2] Seoul Natl Univ Sci & Technol, Seoul, South Korea
[3] Univ Texas Austin, Austin, TX 78712 USA
关键词
Error correction codes; majority logic decoding; memory; Multiple Cell Upsets (MCUs);
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Soft errors have been a concern in memories for many years. In older technologies, soft errors typically affected a single memory cell but as technology scaled, Multiple Cell Upsets (MCUs) that affect a group of nearby cells have become more common. This trend is expected to continue making MC:Us more frequent and also increasing the number of cells affected. To avoid data corruption in memories, Error Correction Codes (ECCs) arc used. Single Error Correction (SEC) codes that can correct one bit error per word are effective only against single errors. To protect against MCUs, one option is to use more sophisticated error correction codes like for example, Orthogonal Latin Squares Codes (OLSC). In this paper, a modification of the OLSC decoding algorithm is proposed for codes that can correct two random errors. This modification has little impact on circuit complexity and enables triple adjacent error correction which is interesting when MCUs are present.
引用
下载
收藏
页码:167 / 171
页数:5
相关论文
共 50 条
  • [1] Reducing the Cost of Triple Adjacent Error Correction in Double Error Correction Orthogonal Latin Square Codes
    Liu, Shanshan
    Reviriego, Pedro
    Xiao, Liyi
    Antonio Maestro, Juan
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (02) : 269 - 271
  • [2] Implementing Double Error Correction Orthogonal Latin Squares Codes in SRAM-based FPGAs
    Demirci, Mustafa
    Reviriego, Pedro
    Antonio Maestro, Juan
    MICROELECTRONICS RELIABILITY, 2016, 56 : 221 - 227
  • [3] Unequal Error Protection Codes Derived from Double Error Correction Orthogonal Latin Square Codes
    Demirci, Mustafa
    Reviriego, Pedro
    Antonio Maestro, Juan
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (09) : 2932 - 2938
  • [4] Fault tolerant encoders for Single Error Correction and Double Adjacent Error Correction codes
    Liu, Shanshan
    Reviriego, Pedro
    Antonio Maestro, Juan
    Xiao, Liyi
    MICROELECTRONICS RELIABILITY, 2018, 81 : 167 - 173
  • [5] Ultrafast Codes for Multiple Adjacent Error Correction and Double Error Detection
    Saiz-Adalid, Luis-J
    Gracia-Moran, Joaquin
    Gil-Tomas, Daniel
    Baraza-Calvo, J-Carlos
    Gil-Vicente, Pedro-J
    IEEE ACCESS, 2019, 7 : 151131 - 151143
  • [6] Low delay non-binary error correction codes based on Orthogonal Latin Squares
    Garcia-Herrero, Francisco
    Sanchez-Macian, Alfonso
    Maestro, Juan Antonio
    INTEGRATION-THE VLSI JOURNAL, 2021, 76 : 55 - 60
  • [7] Low delay Single Error Correction and Double Adjacent Error Correction (SEC-DAEC) codes
    Li, Jiaqiang
    Reviriego, Pedro
    Xiao, Liyi
    Liu, Zhaochi
    Li, Linzhe
    Ullah, Anees
    MICROELECTRONICS RELIABILITY, 2019, 97 : 31 - 37
  • [8] Ultrafast Error Correction Codes for Double Error Detection/Correction
    Saiz-Adalid, Luis-J.
    Gil, Pedro
    Ruiz, Juan-Carlos
    Gracia-Moran, Joaquin
    Gil-Tomas, Daniel
    Baraza-Calvo, J. -Carlos
    2016 12TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2016), 2016, : 108 - 119
  • [9] Modified Cross Parity Codes for Adjacent Double Error Correction
    Duchrau, Georg
    Goessel, Michael
    ARCHITECTURE OF COMPUTING SYSTEMS, ARCS 2023, 2023, 13949 : 94 - 102
  • [10] Single error correction, double error detection and double adjacent error correction with no mis-correction code
    Jun, Ho-yoon
    Lee, Yong-surk
    IEICE ELECTRONICS EXPRESS, 2013, 10 (20):