A cell-based design approach for RSFQ circuits based on binary decision diagram

被引：6

作者：

Koshiyama, J ^{[1
]}

Yoshikawa, N ^{[1
]}

机构：

[1] Yokohama Natl Univ, Div Elect & Comp Engn, Yokohama, Kanagawa, Japan

来源：

IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY | 2001年 / 11卷 / 01期

关键词：

superconducting circuit; RSFQ; binary decision diagram; cell-based design; cell library;

D O I：

10.1109/77.919334

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We have proposed a cell-based design approach for rapid single flux quantum (RSFQ) logic circuits. In our design approach, a binary decision diagram (BDD) is used for representation of logical functions in order to reduce the number of gates. We have made a standard cell library, which is composed of only five basic cells. We add one-junction Josephson transmission line (JTL) to the edge of the input and the output node of some basic cells, by which no deterioration of the DC bias margin is observed for the connection of each cell. In the layout level, the size and the position of the input/output node of each cell are equalized. The standard cell circuits were fabricated by NEC 2.5kA/cm(2) and Hypres 1.0kA/cm(2) Nb standard process and they were tested at low speed.

引用

页码：263 / 266

页数：4

共 50 条

[21] Method for a financially efficient design of cell-based flotation circuits
Univ of Trieste, Trieste, Italy
Int J Miner Process, 1-2 (1-20):
[22] A method for a financially efficient design of cell-based flotation circuits
Schena, G
Villeneuve, J
Noel, Y
INTERNATIONAL JOURNAL OF MINERAL PROCESSING, 1996, 46 (1-2) : 1 - 20
[23] A Ternary Decision Diagram (TDD)-Based Synthesis Approach for Ternary Logic Circuits
Rani P.M.N.
Kole A.
Datta K.
Journal of The Institution of Engineers (India): Series B, 2019, 100 (04) : 295 - 307
[24] A Layout Design Flow for RSFQ Circuits Based on Cell Clustering and Mixed Wiring of JTLs and PTLs
Dejima, Takashi
Takagi, Kazuyoshi
Takagi, Naofumi
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 30 (07)
[25] Placement for Immunity of Transient Faults in Cell-Based Design of Nanometer Circuits
Bhattacharya, Koustav
Ranganathan, Nagarajan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (05) : 918 - 923
[26] A CELL-BASED APPROACH TO PERFORMANCE OPTIMIZATION OF FANOUT-FREE CIRCUITS
HINSBERGER, U
KOLLA, R
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (10) : 1317 - 1321
[27] Automated design of analog computational circuits using cell-based structure
Shibata, H
Fujii, N
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 53 - 56
[28] GaAs and InGaAs single electron hexagonal nanowire circuits based on binary decision diagram logic architecture
Kasai, S
Hasegawa, H
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2002, 13 (2-4): : 925 - 929
[29] A Binary Decision Diagram based on-line testing of digital VLSI circuits for feedback bridging faults
Biswal, Pradeep Kumar
Biswas, Santosh
MICROELECTRONICS JOURNAL, 2015, 46 (07) : 598 - 616
[30] Topology planning for autonomous MMGs: an ordered binary decision diagram-based approach
Khan, Hafiz Anwar Ullah
Al Hosani, Mohamed
Zeineldin, Hatem
IET SMART GRID, 2020, 3 (01) : 60 - 68

← 1 2 3 4 5 →